

## Unit - I

### Introduction:-

#### Definition:-

An Embedded system is an electronic / electro-mechanical System designed to perform a specific function and is combination of both hardware and firmware (software).

\* Every embedded system is unique , its hardware and Software are highly specialised to the application domain.

General purpose computing system	Embedded System
1. A system combination of generic hardware and general purpose operating system (os) for executing a variety of applications	1. A system combination of special purpose hardware and embedded OS for executing a specific set of applications
2. Applications are programmable by user.	2. The firmware of embedded system is pre-programmed and it is not alterable by end user
3. Performance is primary factor to decide the efficiency [faster is better].	3. Application-specific requirement are key deciding factors
4. Response requirements are not time critical.	4. The response time is highly critical
5. They are designed for more number of applications	5. These are designed for application specific applications

## History:-

In Olden days Embedded systems were built around vacuum tube and transistor technology and algorithms used are of "low level languages":

- \* The first recognised modern embedded system is the "Apollo Guidance computer (AGC)" developed by " MIT instrumentation laboratory" for lunar expedition.
- \* The clock frequency of first microchip was 1.024 MHz and it is derived from 2.048 MHz crystal clock.
- \* The first mass-produced embedded system was the guidance computer for the "minute man-i" missile in 1961
- \* It was "Autonetics D-17" guidance computer built using discrete transistor logic
- \* The first integrated circuit was produced in 1958 but computers began to use it from 1963.
- \* Some of the earlier embedded systems are NASA for AGC and by US military in the minute-man II intercontinental ballistic missile

## Classification:-

The different classifications of embedded systems are done by using different criteria's such as:

1. Based on generation
2. complexity and performance requirements

3. Based on deterministic behaviour

(2)

4. Based on triggering

Classification based on generation :-

a) first generation :- The early embedded systems were built around 8 bit micro processors like 8085 and 780 and 4 bit micro controllers. Simple hardware circuits with firmware developed in assembly code.

Ex:- Digital telephone Keypad, Stepper motor control etc--

b) Second generation :- These are embedded systems built around 16 bit micro processors and 8 (or) 16 bit micro-controllers. The instruction set for these processors/controllers are much more complex and power full than 1st generation.

Ex:- Data Aquisition systems, SCADA systems e.t.c--

[ supervisory control & data Aquisition (SCADA) ]

c) Third generation :- These are embedded systems built around 32-bit processors and 16-bit micro controllers for their design. A new concept of application specific and domain specific processors/controllers like digital signal processor (DSP) and Application specific IC's (ASIC's) came into existance. Pipelining concepts are introduced making instruction set more complex. Processors like Intel, pentium, motorola 68K e.t.c. gained attention in high performance embedded requirements.

Fourth generation:- The advent of system on chips (soc)   
reconfigurable processors and multi-core processors increased the speed and miniaturised the size of embedded systems in market. System on chip technique implements a total system on chip by integrating different functionalities with a processor core on an IC. They uses high performance RTOS for functioning

Ex:- Smart phones, mobile internet devices (MID's)  
etc--

Classification based on complexity and performance:-

Small scale embedded system:- These are usually built around low performance and low cost. 8 (or) 16-bit micro processors / micro controllers. It may (or) may not contain operating system for its functioning.

Ex:- electronic toy, A battery remote control for TV etc-

Medium-scale embedded system:- Embedded systems which are slightly complex in hard-ware and firmware requirements falls under this category. These are usually built around 16 (or) 32-bit microprocessors (or) controllers. It contains an embedded operating system for functioning

Large-Scale embedded system:- They have high complex hardware and firmware. These are built around 32 (or) 64-bit RISC processors / controllers (or) reconfigurable

• System on chip (RSoC) (or) multi-core processors and programmable logic devices. They have RTOS for task scheduling, prioritization and management. (3)

Ex:- Decoding / encoding media, cryptographic function implementation etc--

Based on deterministic behaviour:-

It is applicable for 'Real time systems'. Based on execution behaviour embedded systems are classified as hard and soft.

Based on triggering:- Embedded Systems which are reactive in nature can be classified based on the trigger. Reactive Systems can be either event triggered (or) time triggered.

Application areas:-

1. Consumer electronics:- camcorders, cameras, voice recorders etc--
2. House hold appliances:- TV, DVD players, washing machine, fridge, micro oven etc--
3. Home Automation and security systems Air conditioner, sprinklers, intruder detection, alarms, closed circuit TV cameras, fire alarm etc--
4. Automotive Industry:- Anti-lock breaking system (ABS), engine control, ignition system, Automatic Navigation Systems etc--

5. Telecom:- cellular telephones, telephone switches, handset multi-media applications etc--
6. computer peripherals:- printers, scanners, fax machines etc--
7. Health care:- Brain tumour scanner, EEG, ECG machines etc--
8. computer networking systems:- Network routers, switches, hubs, firewalls etc--
9. Measurement and instrumentation:- Digital multimeter, Digital CRO's, logic analyzer, PIC Systems etc--
10. Banking and retail:- Automatic teller machine (ATM), currency counter, point of sales (POS)
11. Card readers:- Barcode, smart card readers, hand held devices etc--

### Purpose of Embedded System:-

Each embedded system is designed to serve the purpose of anyone (or) combination of the following:-

1. Data collection / storage / Representation
2. Data communication
3. Data (signal) processing
4. Monitoring
5. control
6. Application specific user interface

## 1. Data collection | storage | representation:-

(u)

- \* Data such as video, audio, text, image, electrical signal or any other measurable quantity. It can be analog (or) digital.
- \* The data collection performs acquisition of data from the external world.
- \* Embedded systems which collect the analog (continuous) data, collection mechanism involves in conversion of analog to digital for this purpose a A/D converter and then binary equivalent of the analog data is collected.
- \* Embedded system which collect digital (discrete) data, it can be directly captured without any additional interface.
- \* Collected data may (or) may not be stored in the system. It may be transmitted to other system.
- \* Embedded systems designed for pure measurement without storage, used in control and instrumentation domain.

Ex:- Analog and digital CRO's without storage

- \* Some systems stores the data collected for processing and analysis.

Ex:- LCD, buzzers, alarms, LED display units, etc.

- \* A digital camera is a typical example for data collection | storage | representation.

- \* Images are captured and may be stored within the memory of camera. The captured image can be processed and presented to the user through a graphic LCD unit.

## Data communication:-

- \* The collected data must be transferred to some remote location. The transmission is achieved by a wire-line medium or by a wire-less medium.
- \* Wire-line medium was used in olden days, wire less systems are of much interest now-a-days.
- \* Wire-less medium offers cheap connectivity solutions and make the communication link free from wired bundles.
- \* Data can be either analog / digital
- \* The data collecting instrument itself may contain data communication units like wireless modules (Bluetooth, Zigbee, Wi-Fi, EDGE, GPRS etc...) or wireline modules (RS-232C, USB, TCP/IP etc...)
- \* Certain embedded systems acts as dedicated transmission unit between sending and receiving terminal.

Ex:- Switches, hubs, routers etc...

- \* They act as mediators in data communication and provide various features like data-security, monitoring etc

## Data (signal) processing:-

- \* The data collected by the embedded system might be used for various kinds of data processing.
- \* Embedded systems with signal processing functionalities are employed in applications demanding signal processing like speech coding, synthesis, Audio-Video codec, transmission applications etc...

Example:- A digital hearing aid is a typical example of an embedded system employing data processing. It improves the hearing capacity of hearing impaired persons.

### Monitoring :-

- \* All the medical embedded product will come under this category.
- \* They are used for determining state of some variables using input sensors.
- \* They cannot impose control over the variable.

Ex:- ECG (Electrocardiogram) for monitoring heart beat of a patient

- \* The ECG is intended to monitor the patients heart beat but it cannot have any control over heart beat.
- \* The sensors used in ECG are different electrodes connected to the patients body.

Ex:- digital CRO, digital multimeters, logic analyzers etc

- \* They are used for knowing (monitoring) the status of variables like current, voltage etc.

### control:-

- \* Embedded systems with control functionalities impose control over some variables according to the changes in input variables
- \* A system with control functionality has both sensors and actuators

- \* Sensors are connected to the input port for capturing the changes in measuring variable.
- \* Actuators connected to the output port are controlled according to the changes in input variable and brings them to specified range.


### Application specific user interface:-

- \* There are embedded systems which are application specific user interfaces like buttons, switches, Keypad, lights, bells, display units etc.
- \* Mobile phone is one of the example. In mobile phone the user interface is provided through a Keypad, graphical LCD, module, system speaker, vibration alert etc.
- \* Smart running shoes are another example launched by Adidas.
- \* The shoe constantly adapts its shock absorbing characteristics to customise its value to the individual runner, depending on the running style, pace, body weight, and running surface.

### Typical Embedded System:-

- A typical embedded system contains :-
1. A single controller chip

- 2. input ports
- 3. output ports
- 4. communication interface
- 5. Embedded firmware
- 6. Memory



### Operation:-

fig:- elements of embedded system

\* The controller can be microprocessor (or) microcontroller (or) field programmable Gate Array (FPGA) device (or) a digital signal processor (or) an Application specific IC (ASIC) (or) an Application specific Standard product (ASSP)


Ex:- 8085mp, Atmel AT89C51 mc, xilinx spartan etc

\* Embedded systems by using hardware/ software control the physical variables by providing control signals to the actuators (or) the devices connected to the output ports of the system.

\* The control is achieved by processing information coming from sensors and user interfaces.

\* Examples for user interface output devices are LED's, LCD's, picto electric buzzers e.t.c--

- \* The sensor information is passed to the processor after conditioning and digitization.
- \* Upon receiving data, it is processed by the controller (or) processor with the help of firmware (software) and sends output signals to actuators
- \* The memory of the embedded system for storage of configuration data is fixed called "Read Only memory" (ROM). It is not available to user to change the fixed data. Most common memory uses are OTP, PROM, UVEPROM, EEPROM and Flash.
- \* Depending upon the application the memory size varies to perform arithmetic operations and control algorithms execution. Random access memory (RAM) is used as "working memory". EX:- SRAM, DRAM, NVRAM etc..



## 1. General purpose and domain-specific processors :-

(1)

- \* 80% of embedded systems are processor / controller based systems.
  - \* Most of the industrial applications uses a microprocessor (or) a microcontroller for control and monitoring.
  - \* But the domains such as speech coding, speech recognition, e.t.c -- requires a digital signal processor.
- a) Microprocessors :-
- \* A microprocessor is a silicon chip consisting of memory unit, control unit and ALU (Arithmetic & logic unit).
  - \* It works along with the other hardware like memory, timer unit and interrupt controller e.t.c --
  - \* The 1st microprocessor was developed by intel, named intel 4004, a 4-bit processor released on 1971.
  - \* It contains 1K data memory, 12-bit program counter, 4K program memory, 16 4-bit general purpose registers, and 46 instructions, with 740 KHz clock frequency.
  - \* In 1972, 14 more instruction were added named Intel 4040.
  - \* Then Intel 8008 with 14 bit wide program counter.
  - \* In 1974, intel launched first 8-bit processor Intel 8080, with 16-bit address bus and program counter and 8-bit registers.
  - \* Then motorola launched processor named motorola - 6800.

- \* In 1976, Intel upgraded processor version of 8080 - 8085, with two namely added instructions, with three interrupt pins and serial I/O clock and bus controllers are built-in with power supply  $\pm 5V$ .
- \* Today the clock speed of processors is around 2-4 GHz with 16, 32 and 64 bit processors are available with high speed, high performance and low cost.
- \* Harvard and Von-Neumann are two different architectures for processor design.
- \* Reduced Instruction set computing (RISC) and complex instruction set computing (CISC) are two common instruction sets architectures (ISA).
- \* Harvard architecture contains separate buses for program memory and data memory whereas processors based on Von-Neumann architecture share single system bus for program and data memory.

#### (b) Microcontroller:-

- \* A microcontroller contains CPU, scratch pad RAM, special and general purpose register arrays, on chip ROM / flash memory for program storage, timer, Interrupt control and dedicated I/O ports.
- \* A microcontroller can be considered as superset of microprocessor.

\* Texas instruments 'TMS 1000' is the world's first ⑧  
micro controller.

\* It is followed by 4004 / 4040 by adding extra RAM & ROM & I/O ports on single chip with a provision to add custom instructions to CPU, was released in 1971.

\* In 1974, intel launched microcontroller family named MCS-48 family. The processors came under it are 8038HL, 8039HL, 8040 AHL, 8041H, 8049 H & 8050 AH

\* During 1980-90's, 8051 uc came into existence with low cost, wide availability, memory efficient instruction set etc--

\* Intel - 8051 uc is an example of both general purpose and application specific instruction set processor. whereas Atmel processor (AVR) is an application specific controller designed to control automotive domain.

Microprocessor	Microcontroller
* It is a silicon chip representing central processing unit (cpu), which is capable of performing arithmetic and logical operations according to the predefined instruction set.	* It is a highly integrated chip that contains a cpu, scratch pad RAM, special and general purpose register arrays, on chip ROM / flash memory for program storage, timer and interrupt control units with dedicated I/O ports
* Mostly used in general purpose in design and operation	* Mostly application-specific (or) domain specific operation

* It is a dependent unit which requires combination of other units like timers, interrupt controllers e.t.c--	* It is self contained unit and does not require external units for its functioning
* Does not contain I/O ports.	* They contain 8(or) 16(or) 32 bit ports (or) as individual port pins.
* Performance is an important factor	* Speed and accuracy are important factors
* High cost due to more number of applications.	* Low cost because of application specific usage
* Off-chip memory	* On-chip memory

### Digital Signal Processor (DSP) :-

A DSP is a special purpose 8/16/32 bit microprocessor designed specifically to meet the computational demands and power constraints of embedded audio, video and communications applications. DSP's are much faster than general purpose microprocessors in signal processing applications.

Typical digital signal processor contains :-

- a) program memory:- memory for storing the program required by DSP to process data.
- b) data memory:- working memory for storing temporary

Variables and data / signal to be processed.

@

c) computational engine:-

It performs signal processing in accordance with the stored program memory. It incorporates many specialized arithmetic units and each of them operates simultaneously to increase the execution speed.

d) I/O unit :- It acts as interface between outside world and DSP. It is responsible for capturing signals to process and delivering the processed signal.

RISC VS CISC :-

(RISC) Reduced Instruction Set Computing

\* Less no. of instructions

Instruction pipelining and increased execution speed.

\* Operations are performed on registers only, the only memory operations are load & store.

\* Orthogonal instruction set.

\* Large number of registers are available

\* Single, fixed length instruction

\* with Harvard architecture

(CISC) complex Instruction set computing

\* more no. of instructions

No pipelining feature

\* Operations are performed on registers or memory depending upon instruction.

\* It is instruction specific and non-orthogonal

\* Limited number of registers are available


\* Variable length instruction

\* with Harvard (or) Von Neumann

## Harvard Vs Von-Neumann Architectures :-


### Harvard Architecture :-

It uses separate buses for instruction and data fetching



### Von-Neumann Architecture :-

Single shared bus for instruction and data fetching.




Harvard Architecture	Von - Neumann Architecture
<ul style="list-style-type: none"> <li>1. Separate buses for instruction and data fetching.</li> <li>2. Easier to pipeline, so high performance can be achieved.</li> <li>3. comparatively high cost</li> <li>4. No memory alignment problem</li> <li>5. Since data memory and Program memory are stored in different locations no chances for accidental corruption of program memory.</li> </ul>	<ul style="list-style-type: none"> <li>1. Single shared bus for instruction and data fetching.</li> <li>2. low performance due to sharing of single bus.</li> <li>3. low cost</li> <li>4. Allows self modifying codes.</li> <li>5. Since data and program memory are stored in single chip, chances for accidental corruption of program memory.</li> </ul>

## Application specific Integrated Circuits (ASIC's) :- (10)

- \* It is a micro-chip designed to perform a specific (or) unique application.
- \* It integrates several functions into a single chip, which reduces the system development cost.
- \* ASIC's are pre-fabricated for a special application (or) they can be custom fabricated by using components from "building block" library of components which are re-usable for particular application.
- \* For an ASIC a non-refundable one time investment called Non-Recurring engineering charges (NRE) requires, hence an application specific IC is used by single manufacturer.
- \* whereas an application specific standard product (ASSP) is made openly available in market, which is marketed to multiple customers.

## Programmable logic Devices (PLD's) :- fig:- Logic devices types

- \* Logical devices provide specific functions including device-to-device interface, data communication, signal processing, data display, timing & control operations.



- \* fixed logical devices once manufactured, they cannot be changed.

## Programmable logic devices (PLD):-

- \* These are re-configurable devices which can perform number of functions at a time with wide range of logic capacity, speed and Voltage characteristics.
- \* A PLD, designers use inexpensive software tools to develop, simulate and test their designs.
- \* Then the device is programmed by the designs and tested in live circuits.
- \* There is no NRE (Non-recurring Engineering charges) cost and the final design is completed much faster.
- \* During the design of the device the customers can change the circuitry as often as they want until it is satisfactorily designed.  
This is possible by using re-writable memory technology.
- \* The two major types of PLD's are 1. CPLD  
2. FPGAs

### 1. CPLD (complex programmable logic devices):-

- \* They offer very predictable timing which are used in critical control applications.
- \* They offer small amount of logic gates upto 10,000 gates.
- \* These are used in hand held devices and portable applications      Ex:- Cool runner

## FPGA (Field programmable gate array) :-

(ii)

- \* They offer high amount of logic density, the most features and high performance.
- \* They have large design logic gates of order of 8-100 million gates.
- \* They offer built-in processors (EX:- IBM powerpc), enough memory, clock-management systems, and support for many latest, very fast device-to-device signalling technology.
- \* They are used in wide range of applications, ranging from data processing and storage, to instrumentation, telecommunication and digital signal processing.

## Commercial off-the shelf components (COTS) :-

- \* A commercial off-the shelf product is one in which is used in such a way that it can easily integrate and interoperate with existing system components.
- \* Examples of COTS are control units of a toy car like RF circuitry part, electro-optic IR imaging arrays, UV/IR detectors etc.
- \* The advantage of COTS are they are readily available in market cheap, and the developer of embedded system need not to develop these components by which development time can be minimized.

## Memory :-

It is an important part of a processor/controller based embedded system. Some of the processors/controllers have built in memory and it is called chip memory. External memory connected to store control algorithms is called off-chip memory.

### Program Storage Memory (ROM) :-

#### 1. Masked ROM (MROM) :-

\* It is one time programmable device.

\* It is used hardwired technology for storing data.

\* It is factory programmed by masking and metalization process at the time of production itself, according to the data provided by the end user.

\* MROM is good for storing the embedded firmware for low cost embedded devices.




fig:- classification of program memory

\* Its drawback is inability to modify the firmware of device against upgrades.

\* Once programmed and stored in bit storage, it is not possible to alter the bit information.

## 2. Programmable Read only memory (PROM) / OTP:-

\* It is not pre-programmed by the manufacturers the end user is responsible for programming these devices. One time programmable devices are widely used in commercial purpose of embedded systems whose prototype versions are proven and the code is finalized. We cannot re-program the device once it is programmed.

## 3. Erasable programmable read only memory (EPROM):-

It gives the flexibility to re-program on the same chip. EPROM chip is flexible in terms of its re-programmability, it needs to be taken out of the circuit board and put in UV eraser device for 20 to 30 minutes.

## 4. EEPROM:-

The information contained in the EEPROM memory can be altered by using electric signals at the register/byte level. They can be erased and reprogrammed in circuit. These chips include a chip erase mode and in this mode they can erase in few milli seconds.

## 5. Flash :-

It is the latest ROM technology. Flash memory is a variation of EEPROM technology it combines the reprogrammability of EEPROM and the high capacity of standard ROM's. It stores the information in an array of floating gate MOS-FET transistors.

## 6. NVRAM (Non-volatile RAM) :-

It is a random access memory with battery backup. It consists of static ram based memory and battery for providing supply to battery in the absence of external power supply. The life of NVRAM is around 10 years.

## Read/write Memory (or) random Access memory (RAM) :-

A RAM is a volatile memory i.e. when power is turned off all the contents are destroyed.

### 1. Static memory (SRAM) :-




fig:- visualization of SRAM cell.

(13)




fig b :- SRAM cell implementation

Static RAM stores the data in the form of Voltage. They are made up of flip flops. Static form of RAM is faster form of RAM available. An SRAM cell is realized using 6 transistors. 4 of the transistors are used as latch (flip flop) part of the memory cell and two for controlling the access. SRAM has high resistive network and switching capability.

- \* An SRAM in fig(b) can be visualized in fig(a), with two cross coupled inverters with read / write control through transistors.
- \* Q5 and Q6 are access control transistors which are

Connected to bit line B and  $B'$  respectively.


- \* when  $B=1$  and  $B'=0$ , for writing '1'. } make word line high
- when  $B=0$  and  $B'=1$ , for writing '0'
- \* for reading the data assert both B and  $B'$  to '1' and word line to '1'.

### Limitations :-

- \* Low capacity and high cost.
- \* Large no. of memory cells are required due to presence of 6 transistors on single memory cell. This increases the size of memory device.

### D-RAM (Dynamic RAM) :-

It stores data in the form of charge. They are made up of a MOS transistor and a capacitor. It is high dense and low cost RAM. It requires refreshing of data.



- fig:- DRAM cell.
- \* To avoid leakage of charge with time, the memory should be refreshed periodically.
  - \* Special DRAM controllers are used for this purpose.
  - \* The MOSFET acts as a gate capacitor for incoming and outgoing data and capacitor acts as a storage device.

## Sensors & Actuators :-

(14)

Sensor:- It is a transducer which converts one form of energy to another form for measurement purpose (or) for control.

\* Sensors are connected to the input ports of embedded systems.

Actuator:- It is a form of transducer which converts signals to corresponding physical action (motion).

\* Actuators are connected to the output ports of embedded systems.

## The I/O subsystem :-

It facilitates the embedded system interact with external world.

\* Sensors cannot be directly connected to input ports, they must be interfaced through signal conditioners and translating systems like ADC, opto couplers etc--

## LED (Light emitting diode):-

It is an important output device for visual indication. It can be used as an indicator for various signals (or) situations




fig:- LED interfacing

## 7 Segment display:-


The 7-Segment LED display is an output device for displaying alpha numeric characteristics. It contains 8 light emitting diode segments arranged in a special form.

Out of 8 LED's 7 are used for display alpha numeric character and one is used for decimal point.


Relay :-

It is an electro mechanical device. It consists of relay coil made up of insulated wire on a metal core and a metal armature with one (or) more contacts. It works on electromagnetic principle.


When voltage is applied to relay coil current flows through coil, which in turn generates magnetic field. The magnetic field attracts the armature core and moves the contact point?



a) single pole  
single throw  
normally open



b) single pole  
double throw  
normally closed



\* The single pole single throw configuration has only one path for information flow. The path either open (or) closed.

\* for single pole double throw relay there are two paths for information flow and they are selected by energising (or) de-energising the relay.

## Communication interfaces :-

(15)

These are divided into two types.

1. Device / on board level communication interface.

2. product level communication interface.

1. on board communication interface :-

Inter integrated circuit (I<sub>2</sub>C) bus :-

It is a synchronous bi-directional half duplex two wire serial interface bus. The I<sub>2</sub>C comprises of two bus lines, Serial clock - SCL and serial data - SDA

SCL → To generate synchronized clock pulses.

SDA → Responsible for transmission of data serially.

\* Devices connected to I<sub>2</sub>C bus can act as master/slave device, the master device is responsible for controlling the communication by initiating / terminating data transfer, sending data (or) clock pulses.

\* Slave devices for commands from the master.




fig:- I<sub>2</sub>C bus  
interfacing

## serial peripheral Interface (spi) bus

\* It is synchronous bi-directional, full duplex, four-wire Serial interface bus. It is single master and multi-slave system. It requires 4 signal lines for communication.

Master out slave In (MOSI) :- Signal line carries the data from master to slave device. It is known as slave in / slave data in (SDI).

Master In slave OUT (MISO) :- Signal line carries the data from slave to master device. It is known as slave out / slave data out.

Serial clock (SCLK) :- Signal line carrying the clock signals.

Slave Select (SS) :- Signal line for slave device select. It is active low.




fig:- SPI bus interface

## Universal Asynchronous Receiver transmitter UART :-

(16)

UART based data transmission is an asynchronous form of serial data transmission. It does not require a clock signal to synchronize the transmitting and receiving end for transmission. Sending byte of data, a start bit is added first and a stop bit is added at the end of the bit stream.

The start bit informs the receiver that a data byte is about to arrive. UART of the receiving device calculates the byte received and compares it with the received parity bit for error checking.

## External communication Interface :-

### 1. RS-232 & RS-485 [Recommended Standard - 232] :-

It is a legacy, full duplex, wired, asynchronous serial communication interface. RS-232 interface is developed by electronic industries association. RS-232 extend UART communication signals for external data communication.

### 2. Universal serial bus (USB) :-

It is wired, high speed serial bus for data communication. The first USB (USB 1.0) was released in 1995. It follows star topology with a USB host at the centre and one (or) more USB peripherals connected to it.




fig:- RS-232 interface.





fig:- DB-25, RS-232 interface

IEEE 1394 (fire wire)

fig:- USB connection

device topology

It is a wired high speed serial

communication bus. It is an interface for connecting embedded devices like camera, camcorder, scanner to desktop computer.

Bluetooth (BT)

It is a low cost, short range wireless technology for data and voice communication. It operates at 2.4GHz of RF spectrum. It has two essential parts

- 1. physical link 2. protocol link

1. physical link is responsible for physical transmission of data between devices.

2: protocol part is responsible for defining the rules  
of communication.

(19)

Wifi :-

wireless fidelity is the popular wireless communication technique for networked communication of devices. It supports internet protocol (IP) based communication. Wi-Fi operates at 2.4 GHz to 5 GHz radio spectrum. It requires a WiFi router to communicate between the systems.

General packet radio service (GPRS) :-

GPRS is a communication technique for transferring data over a mobile communication network like GSM. Data is sent as packets in GPRS communication.

Embedded firmware :-

It refers to control algorithm and configuration settings that an embedded system developer dumps into the code memory of embedded system.

There are various methods available for developing the embedded firmware.

① write a program in high level languages like embedded C/C++ using an IDE (Integrated Development Environment). IDE's are different for different processors/controllers.

② write the program in assembly language using :-  
instructions supported by your applications target processor

### Characteristics of embedded Systems :-

#### 1. Application and domain specific :-

Embedded Systems are used for the specific application only i.e they cannot be used for any other purpose.

Ex:- The embedded control units of Air conditioner (AC) and microwave oven are specifically designed to perform certain specific task.

#### 2. Reactive and real times:-

Due to the presence of sensors connected to input ports any change in the external world is sensed by them and according to the change the real time control algorithms are applied to bring controlled variables to designed level.

Ex:- flight control system, anti breaking system in automobiles.

#### 3. Operates in harsh environment :-

An embedded system can be placed in dusty (or) harsh (or) high temperature zone by properly designing all these constraints. Irrespect of cost high graded components are used to handle in worst environment condition.

#### 4. Disturbed :-

(10)

An embedded system may be a part of larger systems. It has to work along with other different embedded systems. In such disturbed conditions also an embedded function has to function properly without any variation.

Ex:- Automatic Vendor machines contains card reader, a vending unit etc. - ATM (Automatic teller machine) contains card reader, transaction unit, currency count unit and printer unit.

#### 5. Small size and weight :-

Compactness is a significant and dedicating factor in design of an embedded system. Most of the applications demand small size and low weight products.

#### 6. Power concerns :-

An embedded system is designed in such a way to minimize the heat dissipation by the system. The production of high amount of heat demands cooling requirements like cooling fans which inturn occupies additional space and makes system bulky.

#### Quality Attributes of embedded System :-

These are classified into two types :-

1. operational quality attributes

2. Non-operational Quality attributes

## Operational quality attributes:-

1. Response
2. Throughput
3. Reliability
4. Security
5. maintainability
6. safety.

### 1. Response:-

It is measure of quickness of the system. Any response delay in the system will create potential damages to the safety and embedded systems and humans working on it. It is not necessary that all the embedded systems should be real time in response.

Ex:- Electronic toy need not have any time critical response

### 2. Throughput:-

It is efficiency of the system. It is defined as the rate of production (or) operation of a defined process over a stated period of time. In case of a card reader the throughput is measured in terms of no. of transistors per minute, It can perform. It is used to compare the embedded system performance with other products.

### 3. Reliability:-

Mean time between failures (MTBF) and mean time to repair (MTTR) are the terms used to define reliability. It is a measure of how much % we can rely upon an embedded system (or) what % is susceptibility of the system to failures.

4. Security:- confidentiality, integrity and availability are three major measures of information security. Confidentiality deals with the protection of data from un-authorised users. Integrity deals with un-authorised modifications exadication. Availability deals with protection of data from unauthorized.

Ex:- PDA (personal digital Assistant) - Read only access to all users provides Integrity, some of the files are accessible by administrator only which provides confidentiality providing user name and password to access is provided by availability.

#### 5. Maintainability:-

It deals with the maintenance and support to the end user maintainance can be two types - scheduled (or) periodic maintainance (or) maintainance to unexpected failures. Ex:- printer.

6. Safety:- It deals with the possible damages that can happen to the operators, public and environment due to break down of embedded system (or) due to emission of radio active materials from an embedded system. Break down may occur due to hardware failure (or) software failure. some of safety threats are sudden (like product breakdown) and some are gradual (like hazardous emission of from the product).

## Non-operational quality attributes

1. Testability
2. Evolvability
3. portability
4. Time to prototype and market
5. pre-unit and total cost.

### 1. Testability (debugability) :-

It is a verification of embedded design hardware which can function a specific task for the written firmware init. Debugging can be done at two levels: hardware level debugging which is used to clear the errors in hardware whereas firmware level debugging is to clear the errors in programming.

### 2. Evolvability:-

The ease with which an embedded product can be modified to take advantage of new firmware and hardware technologies.

### 3. portability:- (system independent ness measurement) :-

The flexibility of firmware and hardware of the embedded systems to adopt according to the different working environmental conditions - for example an application developed on JAVA can be worked on any operating system that supports JAVA settings - But

Microsoft Visual C++ uses Visual Studio which cannot run on other operating systems except Microsoft platforms.

#### 4. Time to prototype and market :-


The time between the conceptualization of product and time at which the product is ready for selling. Embedded market is highly competitive and time to market the product is critical factor in success of embedded project. The embedded project should have limited prototype time to enter the market long time leads to change in the technology in the market.

#### 5. Per unit and total cost:-

Cost is monitoring factor for both end user and product manufacturers. The budget and total system cost must be properly balanced to achieve profit. During design and development there is only 'investment no return'. Once product is ready to sell is introduced into market. Initially the sales of the product is low but steadily they increase. After that due to heavy competition again there may be some fluctuations in declining the cost of product.

#### Application specific embedded systems :- (Ex:- washing machine)

An embedded system contains sensors, actuators, control unit and application specific user interfaces like keyboards, displaying units etc.. We can see all these components in washing machine.



Actuators:-

A motor connected to agitator with a tub and water drawing pipe and inlet valve to control water flow are few actuators present in washing machine

Sensors:-

water temperature sensor, level sensors are few sensors present in the tub.

control unit:- A microprocessor / controller based board with interface to sensors and actuators. It also provides connectivity to user interfaces like Keypad for setting washing machine time, Select the type of material to be washed etc. user feedback is reflected through an LED connected to control board.

- \* washing machine comes in two models ① top loading ② front loading
- \* In toploading agitator of the machine twists back and pulls the cloths down to bottom of tub.
- \* On reaching the bottom of the tub the cloths work their way back to the top of tube repeats the same mechanism.
- \* In front loading machines, the cloths are tumbled & plunged into water over and over in first phase of washing.
- \* In second phase, water is pumped out and inner tube uses centrifugal force to rinse out water by spinning fastly.
- \* By selecting proper key on keyboard such as rinse, wash, spin the machine works according automated.

Automotive communication Buses:- (Domain Specific example)

#### 1. Controller Area Network (CAN)

It supports medium speed (125 kbps) and high speed (1Mbps) data transfer. It is generally employed in Safety systems like train engine control, Antilock break (ABS) systems, Navigation systems like GPS.

## 2. Local Inner connect network (LIN) :-

It is single master multiple share communication interface. It is low speed, single wired interface with support of data rates upto 20 kbps and is used in sensor/ actuator interface. It is used in applications like mirror control, fan control, seat position control etc--

## 3. Media-oriented system transport (MOST) :-

It is targeted for automotive audio/video equipment interfacing used in european cars. It is optical fiber cable connected between the electrical optical converter (EOC) and optical electrical converter (DEC). It is multimedia fiber optic point to point network.

### Key players of Automotive embedded market :-

1. Silicon providers :- They provide necessary silicon chips which are used in control application development. The chip may be DSP controller (or) ADC | DAC chips.

2. Solution providers :- They provide complete solution for automotive applications by using chips, platforms and different development tools.

Ex:- DENSO automotive, Infosys technologies, Delphi etc.

## 2. Local Inner connect network (LIN) :-

It is single master multiple share communication interface. It is low speed, single wired interface with support of data rates upto 20 kbps and is used in sensor/ actuator interface. It is used in applications like mirror control, fan control, seat position control etc.

## 3. Media-oriented system transport (MOST) :-

It is targeted for automotive audio/video equipment interfacing used in european cars. It is optical fiber cable connected between the electrical optical converter (EOC) and optical electrical converter (DEC). It is multimedia fiber optic point to point network.

### Key players of Automotive embedded market :-

1. Silicon providers :- They provide necessary silicon chips which are used in control, application, development. The chip may be DSP controller (or) ADC | DAC chips.

2. Solution providers :- They provide complete solution for automotive applications by using chips, platforms and different development tools.

Ex:- DENSO automotive, Infosys technologies, Delphi etc.

## UNIT-II

### Embedded Hardware Design

(1)

#### Analog and digital electronic Components:-

Analog electronic components:- Various analog electronic components are commonly used in designing the hardware of an embedded system. The role of some of these components is explained as follows.

1. Resistor:- Resistor is a current limiting device and is commonly used to interface LED's and buzzers with the port pins of a micro controller in an embedded application.

2. Transistor:- Transistors are popularly used in embedded applications for performing switching and amplification functions. When transistor acts as a switch, it remains either in ON (ON) or OFF state. Whereas in amplification application, a transistor always remains in ON state. NPN transistor in Common Emitter configuration is used extensively. Examples of such circuits are relays, buzzers and stepper motor driving circuits.

3. Capacitor :- Capacitors are generally used in signal filtering and resonating circuits for performing implementation of reset circuits, matching of circuits for RF designs, decoupling of power supply in embedded applications. Various types of capacitors that are widely used in embedded hardware design are electrolytic capacitors, ceramic capacitors, and tantalum capacitors.

4. Diode :- the most commonly used diodes in embedded hardware circuits are p-N junction diodes, Schottky diodes and zener diodes. A schottky diode acts similar to a p-N junction diode, but has low forward voltage drop of the order of 0.15V to 0.45V when compared to a p-N junction diode whose forward voltage drop is of the order of 0.7V to 1.7V, also it has a very small current switching time when compared to a p-N junction diode. A zener diode in forward biased condition acts as p-N junction diode & is used in voltage clamping applications. Various other functions performed by a diode in an embedded system are reverse polarity protection, voltage rectification, free-wheeling of current produced in inductive circuits etc.

(2)

\* Digital electronic components :- The various digital electronic components used in embedded system development are as follows.

1. open collector and tristate output
2. logic gates
3. Buffer
4. Latch
5. Decoder
6. Encoder
7. Multiplexer
8. De-multiplexer
9. Combinational circuits
10. Sequential circuits.

open collector and tristate output :- Open collector is employed in embedded system due to the following

reasons,

- (i) with the open collector, the additional interface circuits are eliminated.
- (ii) The open collector output lines are used to build "wired AND" and "wired OR"
- (iii) Multi drop connection (connecting more than one open collector output to a single line) is supported by it.

\* The below figure shows open collector o/p configuration.




fig: Configuration of open collector.

- \* the tristate output allows more devices to share a common bus.
- \* for the remaining digital electronic components please refer your "DICA material."

Examples of various I/O Devices:-

I/O Device type                          Example

1. Serial Input

- Audio Input, video Input,  
Dial tone, Network Input,  
transceiver Input, scanner,  
Remote I/P and serial I/O bus  
I/P.

2. Serial output - Audio output, video o/p, Dialing number, Nlw o/p, Remote TV control, transceiver o/p, multi-processor communication and serial I/o bus o/p.

3. Serial UART Input - Keypad, mouse, Keyboard, modem, character inputs on serial line.

4. Serial UART output - modem, pointer, character o/p's on serial line.

5. parallel port single bit I/o - (i) Completion of a revolution of a wheel.  
 (ii) achieving preset pressure in a boiler.  
 (iii) exceeding the upper limit of the permitted weight over the pan of an electronic balance.

6. parallel port single bit output - (i) PWM o/p for DAC, which controls liquid level, temperature, pressure, speed (ii) angular position of a rotating shaft (iii) a d.c motor Control.

7. parallel port Input - (i) ADC input from liquid level measuring sensor (ii) temperature sensor (iii) pressure sensor (iv) speed sensor.

8. parallel port output - (i) Multiline LCD display matrix unit in a cellular phone to display on the screen the phone number, time, messages, character inputs (ii) pictogram bit-images (iii) E-mail (iv) webpage.

Serial Communication Devices:- [modes]

\* There are three modes of serial communication devices. they are (i) synchronous mode  
(ii) Iso synchronous mode  
(iii) Asynchronous mode.

Synchronous Communication:- The communication in which data byte is transmitted (i) received at fixed intervals of time along with constant phase differences is known as "synchronous communication". the data bits are transmitted within a constant maximum time interval.

\* An example of synchronous serial communication is frames sent over a LAN. frames of data communicate with the time interval between each frame remaining constant.

\* There are two characteristics of synchronous communication are as follows.

(i) frames maintain a uniform phase difference i.e;

the frames are in complete synchronization with each other. The synchronous communication does not allow hand shaking (source and destination exchange signals before communication of data) among the serial transmitter and receiver port within the communication interval.

(ii) The clock ticking must always be present in order to transmit serial data bytes. frames sent over a LAN, inter processor communication in a micro processor system are the examples of synchronous serial communication.

Iso-synchronous Communication:- It is a special type of synchronous communication in which the data bytes are sent (81) received at maximum variable time intervals with uniform phase differences.

\* The "voice over Internet protocol" (VoIP) system is an example for Iso-synchronous communication.

Asynchronous Communication: Asynchronous communication is defined as the communication in which data bytes are sent (or) received at variable intervals of time.

Characteristics:-

(i) frames in asynchronous communication does not maintain uniform phase difference i.e; frames are not synchronized. It is in between hand shaking of txer and receiver ports.

(ii) NO clock rate information is transmitted along with the serial data and thereby the receiver clock does not maintain identical frequency and phase difference with the transmitter clock.

⇒ Examples of asynchronous communication are keypad communication, RS232C communication b/w UART devices and comm. over a telephone line.

Serial Communication devices:- serial communication is the process of transmitting data bit by bit over a communication path.

\* There are three ways by which serial communication takes place. They are.

(i) Synchronous Communication

(ii) Iso-synchronous Communication

(iii) Asynchronous Communication.

\* the various serial communication devices which supports serial communication are,

(i) RS232 | RS 485

(ii) USART

(iii) HDLC

(iv) X.25

(v) ATM

(vi) DSL

(vii) ADSL

(viii) UART

UART :- (Universal Asynchronous Receive Transmit) :-

\* UART stands for universal Asynchronous Receive transmit. It is designed to convert data from serial form to parallel form and vice versa.

\* It can be used as a medium of communication b/w the processor and RS232 port. There are two units in UART namely receiver unit and transmitter unit. A serial data is given as input to the receiver unit that produces parallel data to processor. on the other hand transmitter unit

accepts the processor's output data that is in the parallel format, thus producing the data in serial form. In addition the data is attached with a start bit, stop bits and a parity bit. Most of the micro controllers contain UART present on their chip.

\* Even though the voltage level of the UART must be converted in order to match the standard RS232 voltage level. Hence a level shifter is employed between UART and RS232 as illustrated in figure.



figure:- Interfacing UART to RS232 Connector.

\* The operating voltage of UART is 5 Volts, this voltage is then converted to a voltage level that matches RS232 through the level shifter and the signals are transmitted to it.

\* The RS232 standard supports connectivity upto 19.2 meters of distance.

(6)

- \* The rate of data transmission (i.e; data rate) provided by UART varies according to the type of UART chip employed and its clock frequency.
- \* The IC's used for level shifter are MAX 3222, MAX 3241. Maximum processors along with Digital Signal processors (DSP) contain UART present on their chip.

Parallel port Devices:-





fig (a):- parallel input port , output port and a bidirectional port for connecting the device.



fig(6): The hand shaking signals when used by the I/O ports.

- \* fig (a) shows the parallel Input port, output port and a bi-directional port for the three devices, respectively.
- \* It also shows a device - interfacing circuit with the processor and system buses.
- \* A parallel port device is used to perform simultaneous read and write operations over multiple bit. The capacitive effect of parallel wires has the following major impacts on the communication.
  - (i) It tends to decrease the distance of parallel communication.

- (ii) The bits undergoing transitions at the other end experience a delay in their transmission due to high capacitance of parallel wires.
- (iii) The large amount of capacitance generate noise and cross talk among the parallel wires.  
For these reasons, parallel ports are used for short distance communication.

\* It can be observed from above figure that the port  $I_0$  to  $I_7$  are inputs to the keypad controller, O/P ports  $O_0$  to  $O_7$  are output bits to LCD display output controller. The above figure depicts that:

- (i) Status pin  $\rightarrow$  Input status signal to external CKT
- (ii)  $B_{R_i}$  and  $B_{R_o}$   $\rightarrow$  Input and output data buffers at bi-directional  $I_0$  port
- (iii)  $A_i$  and  $A_o$   $\rightarrow$  Address ports connected to device through a port address decoder.
- (iv)  $\overline{IORD}$  &  $\overline{IOWR}$   $\rightarrow$  Control signal for read and write operation in case of 8086 processor.
- (v)  $\overline{RD}$  &  $\overline{WR}$   $\rightarrow$  Memory Read and write signals used to map I/O's.
- (vi)  $\overline{CS}$   $\rightarrow$  Control signal from O/P to external CKT.

wireless devices (iii) wireless communication using different protocols :-

\* The wireless devices after suitably modulating the data bits , uses either Infrared (IR) (iv) Radio frequencies for their operation.

(i) Infrared frequency (IR) :- the IR transmitter communicates over los (line of sight) and employs a photo transistor at the receiver side , in order to detect the IR Rays . TV Remote Controller , robotic Systems are the major application domains of IR Communication. the IR devices make use of IRDA protocol for communication purposes.

\* Frequency hopping is employed in bluetooth as more number of devices need to communicate in limited number of frequency bands. The data bits are modulated and demodulated as per protocol specification.

(ii) Radio frequencies :-

\* These frequencies provide both short and long distance communications. The source and receivers employ antenna to send and receive signals. A modulator and demodulator is also used in order to transmit data

Over RF frequencies.

- \* The most commonly used protocols in wireless devices are bluetooth, IRDA (Infrared Data Association), 802.11, zigbee.
- \* The below table illustrates the various frequency bands used by radio frequency wireless devices.

Wireless Device protocol	Carrier Frequency.
Bluetooth / zigbee	2.4 GHz / 900 MHz
Mobile CDMA	2 GHz
Mobile GSM	890 - 915 / 1710 - 1785 / 1850 - 1910 MHz

Advantages of wireless Devices:- The transmission system use wireless devices for data transmission. These wireless devices offer number of advantages. Few of them are,

- (i) Low Cost :- As the wireless devices does not employ cables in their design, the cost required for the implementation of these devices is very much less than when compared to wired devices.
- (ii) Mobility :- the device can be moved easily with in the wireless range. It is more suitable for non-reachable places such as hilly (81) river line (81) rural areas.

- (iii) Support more no. of users:- wireless devices support more no. of users in a particular range, as they do not limit the slots available in a system.
- (iv) flexibility:- wireless devices are flexible in ad hoc situations where there is a need for additional work station.
- (V) Easy Installation:- since no cables are used, the wireless devices are installed without any difficulty.
- (vi) Support temporary N/w Setup:- wireless devices are ideal for temporary n/w setup.

Timer and Counting Devices:- Timer cum Counting device is used to count both irregular and regular events occurring at the input port of the device. It is both time and counting device and performs the following two operations.


- (a) It counts the inputs occurring due to irregular time intervals and
- (b) It counts clock input pulses occurring at regular intervals of time.

The device functions as either a timer or a counter depending on the input (S) status bit of a timing device register.


(9)

\* It is necessary to include atleast one timing device in a system which generates interrupts for each clock ticks.


Hard ware timer:- The hard ware timer is used as a system clock to generate "num-ticks" number of system clock ticks before system interrupt. A clock out signal provides input from the processor to the hard ware timer and the system clock is activated depending on the "num-ticks" defined at the timer.




-ve edge  
(81)  
-ve edge  
as an event



Memory  
Status flag



Control variable



= fig:- Hard ware timer Device.

\* the above figure depicts that an hardware timer consists of a control bits (based on hardware signals and its associated bit at Control register). They are,

1. Timer enable is used to activate a timer device.
2. Timer start which starts counting at each clock

Input.

3. Timer stop from the next clock pulse is used in order to stop counting.

4. prescaling bits are used to divide the clock-out frequency signal from the processor.


5. Up-count enable is used in order to enable counting up by incrementing clock on every 1lp.

6. Down-count enable which decrements count on a specific clock input.

7. Load enable which loads a register value into the timer.

8. Timer-Interrupt enable is used to allow the interrupt servicing whenever an overflow occurs at a timer.

Software Timer :- The input to the software timer (SWT) is the system clock ticks which generate interrupt at periodic intervals of time in accordance with the count - value set. All the software timers present in the activated list employ the same common input of system clock ticks. On reaching a time-out (i.e; count value = 0) all the SWTs set a status flag in the system. \* These timers are also used as virtual timing devices fig(2) shows the control and status bits in software timer device.



\* Control bits in SWT are set based on the applications and SWT consists of a number of control bits and a time-out status flag in each timer device and functions similar to the hardware timer device. The various available control bit variables and status flag in a software timer are ,

- (a) Reset value 32/16/8.
- (b) Initial load value 32/10/8.
- (c) Count - value , maximum value and minimum value 32/16/8.
- (d) Timer run enable bit.
- (e) Timer reset enable bit.
- (f) Timer interrupt enable bit.
- (g) Timer load enable bit.
- (h) Timer reload enable bit and
- (i) over flow - flag.

\* The software timers does not employ hard ware I/P and O/P and are limited by number of interrupts provided by the user.

Watch Dog Timer (WDT) :- A timing device set for a pre defined interval of time for occurrence of an event is known as watch dog timer. The device generates the time-out signal if no event occurs in the specified interval of time.

\* For instance, consider that a set of events must occur within a time period of 100ms. If the task is accomplished in the specified time, the WDT

(watch Dog Timer) gets disabled and stops counting.

On the other hand, if the system fails to accomplish its tasks the WDT (watch Dog timer) generates interrupt after predefined time (i.e; 100ms) and executes a routine that runs.

i. Watch-dog timer can be either a programmed software task (81) a micro controller.

a. In mobile phones, WDT's save power when there is no GUI interaction within a specified time it turns off the display. An interval is set to turn off the display is 15, 20 (81) 25 sec in a mobile phone.

3. In case of temperature control systems, if the controller fails to switch off the current in a given

time, the current automatically gets switched off and a warning signal is issued by indicating failure of the controller.

4. In mobile phones, beep sound is used to attract attention of user when menu is not selected within a specified time interval.

\* It is a hardware timer for monitoring the firmware execution. If firmware execution does not complete due to malfunctioning within the time required by watch dog to reach maximum count. The counter will generate reset pulse and this will reset the processor.




fig:- Watch dog timer.

Real time clock:- It is a system component responsible for keeping the track of time. RTC holds info's like current time (24 hours) 24 hours format.

- \* It works even if the power supply is off.  
It contains a microchip holding time and data related informed and back up battery cell for functioning in the absence of power.
  - \* A clock which generates interrupt continuously at a regular intervals on each clock ticks is known as Real time clock (RTC). After occurrence of each time-out (8) overflow of the clock, an interrupt service routine always gets executed in the system. The real time clock once initiated cannot be either stopped (8) modified with another value. use of Real time clock (RTC) in a system preserves both current time and dates. It also enables to initiate return of control to the system after a preset clock period.
-

Embedded firmware design approaches:

Firmware design depends on the complexity of functions to be performed and speed of operation required. Two basic approaches of Embedded firmware design are:

- ① Conventional procedural based firmware design (Super loop model)
- ② Embedded operating system (OS) based design.

① Superloop based model:

- \* Super loop firmware design approach is adopted for applications that are not time critical and where the response time is not so important.
- \* These are the embedded systems where the code is executed task by task where timing deadlines are acceptable.
- \* Superloop based design does not require an operating system since there is no need for scheduling and assigning of priority to each task.
- \* In this design, priority of tasks are fixed and the order of execution is also fixed.

Ex:- Reading/Writing data to and from a card using card reader requires a sequence of operations like checking the presence of card, authentication of the operation, reading/writing etc.

It should follow a sequence and the combination of all these series of tasks constitute a single task.

### Advantages:

- \* Superloop design is simple and straight forward without any OS related overheads.
- \* No need of special operating system (OS).

### Disadvantages:

- \* Any failure in the part of task will affect the total system.
- \* Lack of real time liners brings the probability of missing events.

The firmware execution flow of superloop model will be

- ① Configure the command parameters and perform initialization of various hardware components, memory, registers etc.
- ② Start the first task and execute it.
- ③ Execute second task.
- ④ Execute next task
- ⑤ ... in a super loop based approach until error occurs.
- ⑥ If error occurs then start the last defined task.
- ⑦ Execute the last defined task and follow the same flow.
- ⑧ Jump back to the first task and follow the same flow.

Ex:- void main()

```
{  
    configurations();  
    Initialization();  
    while(1){  
        Task1();  
        Task2();  
        Taskn();  
    }  
}
```

## ② Embedded Operating System (OS) based approach:

There are two types of operating systems. They are:

### (a) General Purpose Operating System (GPOS)

[Ex:- Windows XP, Unix, Linux]

### (b) Real time Operating system (RTOS)

[Ex:- Symbian, Elinux, Thread X, Vx Works etc.]

#### (a) General Purpose Operating System:

This is very similar to conventional personal computer based application development where the device contains an operating system (and user applications will run on top of it).

Ex:- Windows, Unix, Linux etc.

#### (b) Real time Operating System:

RTOS contains real time kernel responsible for performing pre-emptive multitasking, schedules for scheduling task, multiple threads etc.

RTOS allows flexible scheduling of system resources like the CPU and memory and offers some way to communicate between tasks.

Ex:- Windows CE, Psos, Thread X, Embedded Linux, Symbian

Micro C/OS-II etc. Most of the mobile phones are

built around the popular RTOS 'Symbian'.

## Embedded firmware development languages:

Firmware can be in two ways:

- ① Target Processor/ Controller specific language  
(or) assembly level language) Ex:- ALP, MUL, etc.
- ② Target Processor/ Controller independent language  
(High level language) Ex:- C, C++, Java, Python etc.

## Assembly level language programming (low level):






fig: Assembly language to Machine language Conversion Process.

- \* Assembly language is the human readable notation of "Machine language". They use specific symbols called "Mnemonics".
- \* A machine level language is processor understandable language. Processor deals with only 1's and 0's.
- \* Machine language and Assembly language are

processor/controller dependent: A program written for one processor/controller family will not work with others.

\* General format for Assembly level language is Opcode followed by operands: Opcode specifies what to do by processor/controller and operands provide the data and information required to perform action specified by opcode.

Some of the Opcode is implicitly containing the operand and in such case no operand is required.

Ex-1: Consider 8051 ASM instruction **MOV A, #30**

opcode      operand  
This moves the value 30 into Accumulator A. (single)  
The same instruction written in Machine language is

expressed as **01110100 00011110**  
                  opcode      operand

Ex-2: **INC A**      This increments accumulator by value '1'.  
                  opcode      no operand

Each line of assembly level language is split into 4 fields.

Label	Opcode	Operand	Comments
1	3	4	

Label: (optional) It represents memory location, address of a program, subroutine, code portion etc. They can contain numbers from 0 to 9 and '-' (underscore). They are always suffixed by colon and begin with valid character.

Ex:- SUBROUTINE FOR GENERATING DELAY

DELAY PARAMETER PASSED THROUGH REGISTER R1  
RETURN VALUE NONE

- REGISTERS USED : R0, R1
- DELAY : `MOV R0, #255 ; load R0 with 255`
- `DJNZ R1, Delay ; Decrement R1 & loop till R1=0`
- `RET ; Return to calling program.`

### Operation of assembly level language programming:

- \* The Assembly level language is handwritten in Assembly code is saved as .asm (assembly file) (or) .src (source) file. Any text editor like wordpad (or), Notepad can provide an IDE (Integrated Development Environment) tool can be used for writing assembly code.

- \* Modular programming is employed when programming is too complex. Here the entire code is divided into submodules. Each module is made re-usable.

- \* Source file to object file translation: Translation of source code to assembler code is performed by assembler.

Ex:- 8051 Macro assembler from Keil Software is a popular assembler for 8051 Microcontrollers.

- \* On successful conversion of .src/.asm file, a corresponding (.obj) object file is generated. Object file is also called relocatable segment because absolute address of generated code is to be placed in program memory.

- \* Thus a linker/locator is required to place the code memory in the respective absolute address. Each module can share variables/functions among them. Exporting modules/subroutines is done by declaring them as PUBLIC, EXTRN (Extern)
- \* Library is the collection of pre-defined object modules with (.lib) extension.  
Ex:- LIB51 from Keil Software for A51 Assemblers/C51 Compiler for 8051 Controller.

Linker/ Locator: It assign absolute address to each module. Here all code and data reside in fixed memory locations. This is used for generation of .hex file.  
Ex:- BL51 from Keil Software is example of Linker/ locator for A51 Assembler/C51 Compiler for 8051 Specific Controller.

Object to hex file Conversion: This is final stage of conversion of Assembly level language (Mnemonics) to Machine understandable language (Machine code).

Ex:- For Intel processor the hex file will be "Intel hex".

For Motorola the hex file is "Motorola hex".  
Hex files are ASIC files that contain hexadecimal representation of target application.


Ex:- OH51 is "absolute + object file" to hex file converter for Keil Software.

## Advantages:

- ① Efficient code and data memory utilization.
- ② Provides low level hardware access.
- ③ Easy for reverse engineering the code memory.

## Drawbacks:

- ① It requires high development time.
- ② Developers dependency makes code complex and non-productive.
- ③ Non-portable because of re-writing is required for different processors.



Machine Code (Hex file)

fig: High level language to Machine language conversion process.

\* Any high level language (C, C++, Java, .NET, Python, oracle, DBMS, R-programming etc.) with a support of cross-compiler (converts application developed in

high level language to target processor specific assembly code for target processor) can be used for embedded firmware development.

- \* Various steps involved in high level language based embedded systems firmware development is same as that of assembly level language based development except conversion process.
- \* The program written in any one of the high level language is saved with corresponding language extension (.c, .cpp etc).
- \* These files are arranged into modules and given to cross-compiler. Each cross compiler is responsible for converting high level source code into the target processor machine code.
- Ex: C51 is popular cross compiler available for 'C'-language for 8051 Micro Controller.
- \* Remaining steps involved are similar to Assembly level language conversion.

#### Advantages:

- ① Reduced development time due to less no. of lines of code.
- ② Developer independence.
- ③ Portability.

## Compiler Vs Cross-Compiler:

Compiler	Cross-Compiler
① It is a software tool that converts a source code written in high level language on top of a particular operating system running on a specific target processor architecture.	① These are the software tools used in cross-platform development applications. The Compiler running on particular processor converts source code to machine code of target processor whose architecture & instruction set is different.
② They generate machine code for same machine on which it is running.	② They generate machine code for different machine (processor) on which it is running.
③ They are native compilers.	③ They are non-native Compilers.
④ Ex:- Intel x86, Pentium Processors etc.	④ Ex:- 8051 Controllers, PIC (Programmable Intelligent Computer) Controller, ARM (Advanced RISC Machine) etc.
⑤ It helps to convert the high level source code into machine level Code.	⑤ It can create executable code for different machines other than the machine it runs on, required to run it.
⑥ It is non-retargetable compiler.	⑥ It is a retargetable compiler.

## C-language Vs Embedded-C language

C-language	Embedded-C language
① 'C' is a well structured, well defined standard general purpose language.	① It is a subset of C language which supports all C-language instructions and incorporates few target specific functions/instructions.
② C-language is used for desktop computers.	② Embedded-C is for micro-controller based applications.
③ C-language programming uses resources like desktop, memory, OS etc.	③ It has to use limited resources like RAM, ROM, I/Os on Embedded processor
④ Extra features are not provided in C-language.	④ It includes extra features over C such as fixed point, multiple memory areas and I/O register mapping.
⑤ Compilers in C-language generates (ANSI C) OS dependent variables.	⑤ Embedded C requires to generate executable files for micro controllers/processors.
⑥ It cannot be associated with real time embedded systems.	⑥ It is more convenient for real time embedded systems.

## ISR Concept (Interrupt Service Routine):

There are two types of interrupt sources.

### ① Software Interrupt sources

### ② Hardware Interrupt Sources

- ↳ \* Internal hardware sources
- \* External hardware sources

\* Error related sources

\* Instruction related sources

## ① Software Error related interrupts:

Each processor has specific instruction set. Any illegal code which does not corresponds to the set leads to illegal code interrupt. These are software related hardware interrupt.

Ex:- Division by zero detection (or) trap, overflow by hardware, underflow by hardware, illegal opcode by hardware etc.

## ② Software Instruction related interrupts:

A program can have computational errors (or) run-time conditions which generate instruction related interrupts.

Ex:- Programmer defined exceptions, signals from device driver functions, square root of negative numbers etc.

## ③ Hardware Interrupt related internal devices:

These are processor/controller/internal device hardware specific.

Ex:- Timer overflow, ADC to start conversion, ADC to end conversion, pulse accumulator overflow, TDRE (Transmit Data Receive Empty) etc.

## ④ Hardware Interrupt related to external devices:

External hardware interrupt providing vector address or interrupt type through the data bus.

Ex:- NMI, INTO, INT in 8051 etc.

## Interrupt Service Mechanism (ISM):

\* On an interrupt, processor goes to vector to new address.

ISR - VECT ADDR

\* It means the PC (Program Counter) which contains next

address saves it on stack memory (or) in a temporary register called link register and processor loads ISR-VECTADDR into the PC.

- \* The stack pointer register of CPU provides the saved address to enable return from the ISR using the stack.

- \* When PC saves at the link register, it is part of CPU register set. ISR last instruction is RETI.

### Processor Vector Address:

- \* A system has internal devices [ext on-chip times, A/D converter etc.] which generate internal interrupts. Each internal device interrupt source (or) source group has a separate ISR-VECTADDR address each.

In 8086 Microprocessor architecture, a software instruction INTn explicitly also defines the type of interrupt and the type defines the ISR-VECTADDR.

Device Vector  
addresses of interrupt  
from the hardware  
interrupt sources

ISR+VECTADDR1  
ISR+VECTADDR2  
ISR+VECTADDR3  
ISR+VECTADDR4  
ISR+VECTADDR5  
ISR+VECTADDR6

From a vector  
address either the  
4-byte & short  
ISR executes (or) a  
JMP instruction  
executes for the long  
ISR codes at new  
address

INTn

Processor finds the ISR  
vector address from the  
4-bytes at ISR-VECTADDRn

ISR-VECTADDRn

ISR-address

Each hardware/software interrupt source has size n

SWI  
Software  
Interrupt

ISR-SWI handler

From the Common vector  
address

## Direct Memory Access (DMA):

The transfer of data between fast storage device such as Magnetic disk and memory is often limited by the speed of CPU. Removing the CPU from the path and letting the peripheral devices managing the memory bus directly by using DMA Controller.

→ DMA Controller interface provides I/O transfer of data directly to and from the memory and I/O device.




fig: Bus & Control signals between the processor, memory and DMA Controller

### DMAC Operation:


- DMAC (DMA Controller) is initialized by the DMA request from I/O devices. It is programmed for various modes:
- (i) Read (or) Write
  - (ii) Mode (byte, burst (or) bulk)
  - (iii) Total no. of bytes to be transferred
  - (iv) Starting memory address.
- DMA gives access to external peripheral device. Once it gets Bus grant signal from processor and at the end it

Communicates to processor that the task is completed.


### Multiple Interrupts:

When there are multiple interrupt sources, each interrupt is identified by the status register. When multiple interrupts are given then processor services the highest priority interrupt first after its completion then it returns to lowest priority pending ISR (Interrupt Service Routine).

1. Certain processors do not provide for in-between routine diversion to higher priority interrupts and presume that all interrupts of priority greater than presently running routine are marked till the end of the routine.




2. Certain processors permit in-between routine diversion to highest priority interrupts. These processors provide provision for masking of all interrupts by a primary level bit. These processors also have selective diversion by a provision for masking the interrupt service selectively by secondary-level bits.



## Device Drivers

Most embedded hardware requires some type of software initialization and management. The software that directly interfaces with and controls this hardware is called a 'Device drivers'.

∴ Device drivers are the software libraries that initialize the hardware. It is proved between the application and hardware.



\* A driver is a software component that lets the operating system and a device communicate with each other.

\* Almost every system operation eventually maps to a physical device, with the exception of the processor, memory and a very few other entities,

any and all device control operations are performed by code that is specific to the device being addressed that code is called a device driver.




Fig a): Embedded S/m's model and device drivers

- \* Device drivers are typically considered either 'architecture-specific' (or) 'generic'.
- \* Architecture-specific drivers that initialize and enable components within a master processor include on-chip memory, integrated memory managers and floating point hardware.
- \* Generic drivers manage hardware that is located on the board and not integrated on to the master processor.
- \* Generic driver can be configured to run on a variety of architectures that contain the related board hardware for which the driver is written.
- \* Regardless of the type of device driver (or) the hardware it manages, all device drivers are generally made up of all (or) some combination of the following functions.
 

* Hardware Setup	* Hardware Release
* Hardware Shutdown	* Hardware Read
* Hardware Disable	* Hardware Write
* Hardware Enable	* Hardware Install
* Hardware Acquire	* Hardware Uninstall

### 3. On-Board Bus device drivers

- \* Bus start up → Initialization of the bus upon power-on (or) reset
- \* Bus shutdown → bus into its power off state
- \* Bus disable → Allowing other SW to disable bus on the fly
- \* Bus Enable → " " " " enable " " " "
- \* Bus Acquire → Locking to bus
- \* Bus release → unlock
- \* Bus read → <sup>Read</sup> ~~receive~~ data on bus
- \* Bus write → write data on bus
- \* Bus Install → Install new bus

### 4. Board Input-output Drivers!

- |                |                 |
|----------------|-----------------|
| * I/o startup  | * I/o Release   |
| * I/o shutdown | * I/o Read      |
| * I/o Enable   | * I/o write     |
| * I/o Disable  | * I/o Install   |
| * I/o Acquire  | * I/o uninstall |

## Real time Operating System

### Real time Kernel:

The Kernel of real time operating System is referred to real time Kernel. The basic functions of real time Kernel are listed as:

1. Task / process management
2. Task / process Scheduling
3. Task / process Synchronization
4. Error / Exception handling
5. Memory management
6. Interrupt handling
7. I/O management

### Task / Process Management:

It deals with allocation of memory space for the Particular task, loading task code into memory Space allocating System resources, setting up of task control-block (TCB) for the termination / deletion of particular task/process.

→ A task control block holds the information corresponding to a task. It consists of information such as




fig: OS architecture

- a) Task ID : Task identification number
- b) Task type : Task can be hardware real time or soft real time or background task
- c) Task state : The current state of the task (state = 'Ready')  
(for a task which is ready to execute)
- d) Task priority : Highest priority task is executed (ex: priority=1)
- e) Task pointers : Points to other Task control blocks for proceeding, next and waiting tasks.
- f) Task context pointers : These pointers are used for context saving.
- g) Task memory pointers : Points to code memory, data memory and stack memory
- h) Task system resource pointers : Points to system resources (Semaphores, mutex, etc) used by the task.

## 2. Task/process scheduling :-

- Sharing CPU among various tasks/processes.
- A kernel application called scheduler handles the task scheduling.
- A scheduler is nothing but an algorithm implementation which performs the efficient and optimal scheduling of tasks to provide a deterministic behaviour.

## 3. Task/process Synchronization :-

It deals with synchronising the concurrent access of a resources, which is shared across multiple tasks and the communication between various tasks.

## Error / Exception handling:

It deals with registering and handling the errors occurred/ exceptions raised during the execution of tasks. Insufficient memory, timeouts, deadlocks, deadline missing, bus error, divide by zero, unknown instruction execution etc. are examples of errors/exceptions.

- Timeout is an example of a task level exception.
- OS Kernel gives the information about the error in the form of System call (API).
- Watchdog timer is a mechanism for handling the timeouts for tasks.

## 5. Memory management:-

- Instead of dynamic memory allocation which is present in general purpose operating system, RTOS makes use of 'block' based memory allocation technique.
- RTOS makes use of blocks of fixed size of dynamic memory and the block is allocated for a task on a need basis.
- A few RTOS implement virtual memory concept for memory allocation if the system supports secondary storage memory (like flash memory)

## 6. Interrupt handling:-

- Interrupt informs the processor that an external device or an associated task requires immediate attention of the CPU.

- Interrupts provide Real-time behaviour to systems.
- An interrupt can be Synchronous (or) Asynchronous
- Interrupts which occur in sync with currently running task is an Synchronous interrupts.
- Software interrupts fall under Synchronous interrupts.
- Divide by zero, memory segmentation error etc are examples of Synchronous interrupts.
- Asynchronous interrupts occur at any point of execution of any task and are not synchronization with current execution of task.
- Interrupts generated by external devices connected to the processor/controller, timer over-flow interrupts, serial data reception/transmission interrupts etc. are examples of asynchronous interrupts.

## 7. Time management:-

- Accurate time management is essential for providing precise time reference for all applications.
- The time reference to kernel is provided by a high resolution real-time clock (RTC) hardware chip (hardware timer).
- A hardware timer is programmed to interrupt the processor controllers at a fixed rate.
- Timer interrupt referred to "timer tick".  
If the system register is 32 bit and the timer tick is 1μs the system will reset in

$$2^{32} * 10^6 / (24 * 60 * 60) = 10^6 * 49700 \text{ days} = 1.19 \text{ hours}$$

If timer tick in 1msec, the system timer will reset in:  
 $2^{32} * 10^3 / (24 * 60 * 60) = 49.7 \text{ days} \approx 5 \text{ days}$

## Task, Process and Threads:

Task:- It is defined as the program in execution and the related information maintained by the operating system for the program.

Process:- It is a program or part of it in execution. It is also known as instance of a program in execution.

- multiple instances of same program can execute simultaneously.
- A process requires various resources like CPU for executing process, memory for storing the code, and associated variables, I/O devices for information exchange etc.
- A process is sequential in execution

## The Structure of process:

- A process performs concurrent execution of tasks and thereby efficiently utilizing CPU and other system resources.
- Concurrent execution is achieved by sharing CPU among the processes.
- A process which inherits all the properties of CPU is called Virtual processor.




fig: Structure of process

The memory occupied by processor is divided into  
Stack memory, data memory and code memory.

→ Stack memory holds all temporary data

such as variables local to the process.

→ Data memory holds all global data

→ Code memory contains the program code  
(Instructions) corresponding to the process

→ On loading a process into the main memory  
a specific area of memory is allocated for the process.

→ Stack memory usually starts at the  
highest memory <sup>area</sup> allocated for process.

→ For example memory allocated area for the process is  
2048 to 2100 the stack memory starts at address 2100  
and grows down to accommodate the variables local to  
the process.




fig: Memory organization of a process

### Process state and state transition:

→ The creation of process to its termination  
is not a single step operation.

→ The cycle through which a process  
changes its state from 'newly created' to  
'execution completed' is known as

"Process life cycle".

→ At create state of process it  
begins, no resources are allocated  
to the process.




fig: Process states and  
state transitions  
representation.

→ The state where a process is incepted into the memory and awaiting processor time for execution, is known as

'Ready state'.

→ In 'Running State' the source code instructions corresponds to process are executed.

→ The process execution happens in this stage.

→ 'Blocked Stage/Wait State' in this state the running process is temporarily suspended from execution and does not have immediate access to resources.

→ A state where the process completes its execution is known as 'Completed State'.

→ The transition of process from one state to another is known as 'State transition'.

### Threads:

→ A thread is a primitive that can execute code.

→ It is single sequential flow of control within a process.

→ A thread is known as light-weight process.

→ Different threads which are

part of process, share the same address space i.e., they share data & code memory area.

→ Threads maintain their own thread status.




fig: memory organization of a process and its associated threads.

## Thread

1. It is single unit of execution and is part of process.
2. It does not have its own data (or) stack (or) code memory rather they share the memory with other threads of the same process.
3. They are very inexpensive to create.
4. Context Switching is fast.
5. If a thread expires, its stack is reclaimed by the process.

## Process

1. Process is a program in execution and contains one (or) more threads.
2. process has its own code, data and stack memory.
3. They are expensive to create involves many OS overheads.
4. Context switching is complex and slow.
5. If a process dies, the resources allocated to it are reclaimed by OS and all the associated threads also dies.

## Multiprocessing and Multitasking:

Multitasking: "The Ability of Operating System to hold multiple processes in memory and switch the processor (CPU) from executing one process to another process."

### Multiprocessing

"The ability to execute multiple processes simultaneously by the processor (CPU)".

Context Switching: The process of switching CPU among the processors (or) changing current execution context is known as context switching.


Context Saving: The process of saving current context which contains details of currently running process at the time of CPU switching is known as context saving.

Context Retrieval: The process of retrieving the saved context details for a process, which is going to be executed due to CPU switching is called context retrieval.

Types of multitasking:

Depending upon type of switching tasks, they are different types:

1. Co-operative multitasking
2. Pre-emptive multitasking
3. Non-preemptive multitasking



1. Co-operative: A task/process gets a chance to execute only when the currently executing task/process voluntarily relinquishes the CPU. In this method, any task/process can hold the CPU as much time as it wants. If the currently executing task is non-cooperative, the other tasks may have to wait for long time to get the CPU.
2. Pre-emptive: It ensures that every task/process gets a chance to execute depending upon preemptive scheduling time. A task/process is given time to execute. The current running task/process is preempted to give chance to other tasks/process.

Non-preemptive: The process/task, which is currently given the CPU time, is allowed to execute until it terminates (or) enters the 'blocked/wait' state, waiting for an I/O (or) system resource. It differs from co-operative multitasking such that the currently executing process/task need not relinquish the CPU when it enters the 'blocked/wait' state, waiting for an I/O, (or) shared resource access where as in non-preemptive type currently executing tasks relinquishes the CPU when it waits for I/O or system resource (or) event to occur.

### Task scheduling:

Task/Process scheduling determines which task/process is to be executed at given point of time. Scheduling policies determine which task is to be executed. The kernel service/application, which implements the scheduling algorithm, is known as 'Scheduler'. Process scheduling decision is done during process switches its state to

1. Ready state from running state. // scenario 1 //
2. Block/wait state from 'Running' state. // scenario 2 //
3. Ready state from blocked / wait state // scenario 3 //
4. Completed state // scenario 4 //

\* A process switches to ready state from running state when it is pre-empted. Scenario 1 is preemptive.

\* High priority process is in blocked / wait state completes

I/O and switches to Ready state. It is indicated by Scenario 3 which is Preemptive.

In pre-emptive/non-preemptive multitasking the process relinquishes the CPU when it enters the blocked/wait (or) completed state and switching of CPU happens at this stage. The schedule under scenario 2 can be either pre-emptive/non-preemptive. Scheduling under Scenario 4 can be Preemptive (or) non-Preemptive (or) cooperative.

The selection of scheduling algorithm should consists of following factors

1. CPU utilization: CPU utilization must be high. It is a direct measure of schedule handling efficiency.
  2. Through put: It indicates number of processes executed per unit time. It should be high.
  3. Turn around time: Time taken by a process to complete its execution. It includes Process waiting time, time spent in ready request, queue time on completing the I/O operations etc. It should be minimum.
  4. Waiting time: Time spent on waiting queue to get CPU time for execution. It should be minimum.
  5. Response time: Time elapsed between submission of process and the first response. Response time should be less.
- \* Operating System maintains various queues in connection with CPU scheduling. Process passes through these queues during course of its execution until its completion.

## Job queue:

It contains all the processes in the System.

## Ready queue:

Contains all the processes which are ready for execution and waiting for CPU to get their turn. It is empty when no process is ready for running.

## Device queue:

It contains set of processes, which are waiting for an I/O device.




Fig: Illustration of process transition through various queues.

\* Based on scheduling algorithm

Used, the scheduling can be classified into

1. Non-preemptive scheduling
2. Pre-emptive scheduling

## 1. Non-preemptive scheduling:

In this scheduling type, the currently executing task/process is allowed to run until it terminates or enters the wait state waiting for an I/O or system resource. Various types of non-preemptive scheduling are,

### a) First come first served (FCFS) / FIFO scheduling:

As the name indicates, the first come first served scheduling algorithm allocates CPU time to the processes

based on the order in which they enter the ready queue.

Ex :- Ticket reservation.

### Preemptive scheduling:-

Every task in the Ready queue gets a chance to execute. how each process gets a chance to execute (gets CPU time) is dependent on the preemptive scheduling for processes. The scheduler can preempt (temporarily stop) the currently executing task/process and select another task from ready queue for execution; after preempting, the current task depends on Scheduling algorithm. A task which is preempted is moved to ready queue.

Preemption:- The process of moving a running process/task into the ready queue by the scheduler, without the processor requesting for it. Preemption is implemented in two ways:

- a) Time based preemption      b) Priority-based preemption

### a) Short job first (SJF) scheduling / shortest remaining time (SRT) :-

It sorts the 'Ready' queue each time a process enters into wait state (or) execution completion of current process. It checks the execution time of the new process is shorter than the remaining processes in ready queue. It always compares the execution completion time, of new process entered in ready queue.

## b) Priority based Preemption Scheduling:

Priority based non-preemptive algorithm ensures that the process with high priority is served at earlier compared to other low priority processes in the ready queue.

- \* Priority based preemptive scheduling algorithm is same as non-preemptive priority based scheduling except for switching of execution between tasks.
- \* In pre-emptive any high priority process entering into ready queue is immediately served ~~will~~ whereas in the non-preemptive any high priority process entering ready queue has to wait until the execution of current running task and when the currently executing process voluntarily relinquishes CPU then the highest priority task gets executed.

## Task Communication:

In multitasking system multiple tasks/processes run concurrently (Pseudo Parallelism) and each process may or may not interact in between. Based on interaction, the processes running on a OS are divided as :-

1. Co-operating Processes:- one process requires the inputs from other processes to complete the program execution.
2. Competing Processes:- They do not share anything among themselves but they share system resources such as file, display device etc.

Co-operative processes exchanges information and communicate through the following methods :-

### 1. Co-operation through sharing:

The co-operative process exchange data through some shared resources.

### 2. Co-operation through communication:

No data is shared between the processes. But they communicate for synchronization.

The mechanism through which task/processes communicate each other is known as Inter process/task communication(IPC).

Various types of Inter process communication mechanisms are adopted by process are kernel(OS) dependent. Some of them are :-

#### Shared memory:

The information to be communicated by the process is written in

Process 1	Shared memory	Process 2
-----------	---------------	-----------

Shared memory area. Ex: Notice board. fig: concept of shared memory  
Some of shared memory mechanisms are:-

1. Pipes: It is a section of the shared memory used by processes for communication.

#### Pipe management function calls:

- \* create Pipe
- \* open Pipe
- \* close a Pipe
- \* Read from the Pipe
- \* Write to the Pipe




fig: Concept of pipe for IPC

## Task Synchronization:

In multitasking environment multiple tasks run concurrently and share the system resources. Each process has its own boundary wall and they communicate with each other with different Inter process communication (IPC) mechanisms including Shared memory and Variables.

When two (or) more processes tries to access same I/O device (or) Shared memory area, where one processes tries to acquire data from it and another reads the data from it.

\* The act of making processes aware of the access of shared resources by each process to avoid conflicts is known as task / process synchronization.

## Task Communication / Synchronization Issues:

### 1. Racing:

When multiple processes compete (race) each other to access and manipulate shared data concurrently. In Racing condition final value of shared data depends on the process which acted on the data finally.

### 2. Dead lock:

A Racing condition produces incorrect results whereas a dead lock condition creates a situation where none of the processes are able to make any progress in their execution, resulting in a set of dead locked processes.

It is a situation very similar to our traffic jam issues in a junction as shown in figure




fig: dead lock situation




fig: Scenario leading to dead lock

- \* Process A holds a resource 'x' and it wants a resource 'y' held by Process B.
- \* Process B holds resource y and it wants the resource 'x' which is currently held by process A.
- \* Both hold the respective resources and they compete each other to get the resources held by respective processes.
- \* This results in 'Dead lock' situation.

Different conditions favouring a dead lock situation are listed below:

#### mutual exclusion:

The criteria that only one process can hold a resource at a time. Ex: accessing display hardware in Embedded System device.

#### Hold and wait:

The condition in which a process holds a shared resource by acquiring the lock controlling the shared access and waiting

for additional resources held by other processes.

### No Resource Preemption:

The criteria that operating system cannot take back a resource from a process which is currently holding it and the resource can only be released voluntarily by the process of holding it.

### Circular wait:

\* A process of waiting for a resource which is currently held by another process which in turn is waiting for a resource held by other process.

Ex:  $P_0, P_1, \dots, P_n$  processes are present then if  $P_i$  is waiting for resources held at  $P_0, \dots, P_n$  is waiting for resources held at  $P_0$  this forms a circular queue.

### Dead lock handling:

There are different ways of handling deadlocks by os (Operating System) are:-

#### 1. Ignore deadlocks:

The cost of removing or solving deadlock is high that it is always assumed that the system design is deadlock free.

Ex: UNIX

#### 2. Detect and recover:

It detects deadlock situation and recovers from it. It is similar to deadlock situation near traffic signalling. The only solution is back up the vehicles and allow the vehicles in only one direction. If traffic is too high then number of

hicles have to move back, thus this technique is also known as backup cars technique.

### 3. Avoid dead locks:

In this technique deadlock is avoided by careful resource allocation techniques by operating system. Similar to traffic lights at traffic signalling.

### 4. Prevent deadlocks:

It prevents dead locks by following certain conditions

1. A process must request all its required resources and they should be allocated before the process begins its execution.
2. Grant resource allocation from processes only if the process does not hold a resource currently.

By following these conditions introduces negative impact like low CPU utilization and starvation of processes.

Starvation: A process does not get its required resource for long time and it has to wait for accessing its resources.

Different types of starvations such as

1. The dining philosophers problem
2. Producer-consumer/Bounded buffer problem
3. Readers-writers Problem
4. Priority Inversion

## 5. Priority Inheritance

## 6. Priority ceiling

### 1. Dining philosophers problem:

Let us consider 5 philosophers who want to have their dining and perform three tasks 1) eating 2) waiting 3) brainstorming. If each philosopher needs two forks for completing his dining but only 5 forks (n number of forks) are placed such that they are arranged as shown in figure a). There are various situations such as

Scenario 1: The starvation occurs when all the philosophers involve in brainstorming together and try to eat together. To eat each one needs two forks all of them waits for second fork which leads to dead lock.






fig a)  
Dining philosopher problem



b) Starvation & deadlock



c) Racing

Scenario 3: All the philosophers eat together and waits for remaining to put the fork down for eating. Here all the philosophers tries to eat with one fork and due to blocking of another fork they cannot complete their dining.

this situation is called livelock. (Ex: two people moving towards each other to cross a narrow bridge).

### Hardware Software co-design:

\* In traditional embedded systems hardware, software partitioning is done before the development of Architecture.

There is less interaction between the two areas and the development happens either serially or in parallel form. Once the hardware software is ready, integration is performed.

\* Due to increased demand and competition and need for reduced 'time-to-market' hardware software co-design came

into existence.




fig: Typical Embedded Product design and development approach.

\* Instead of separate sections of implementation. Combining of hardware and software improves the time to market. During this process it has some issues regarding design.

## Fundamental Issues in hardware Software codesign

### 1. Selecting the model:

A model is used to capture and describe the System characteristics. It consists of set of rules.

### 2. Selecting Architecture:

A model only captures the system characteristics and does not provide information on how a system can be manufactured. An architecture defines the different types of components and their interconnections. There are three types of architectures

#### 1. General Purpose architecture: Complex Instruction Set Computing (CISC) and Reduced Instruction Set Computing (RISC). The datapath for CISC architecture is complex. RISC architecture supports extensive pipelining.

#### 2. Controller architecture:

It implements finite state machine model using state register and two combinational circuits. The State register holds the Present State and combinational logic circuit holds the logic for the next state and output.

#### 3. Datapath architecture:

This is best suited to implement data flow graph model where the output is generated as a result of set of predefined computations on the input data.

The data path represents a channel between the input and output. The ports in data path connect datapath to multiple buses.

#### 4. Finite state machine datapath architecture (FSMD):

It combines controller architecture with datapath architecture. The controller generates control inputs and data path processes the data. The datapath consists of two types of I/O ports. One for external control and another for receiving/sending the control signals from/to the controller unit. The external Control I/O port connects the datapath to external world.

#### 5. Very long Instruction word (VLIW) Architecture:

It implements multiple functional units (ALUs, multipliers etc) in the datapath.

#### 6. Parallel Processing Architecture:

It implements multiple concurrent processing elements (PEs) and each processing element may associate a datapath containing register and local memory. Single Instruction multiple data (SIMD) and multiple Instruction multiple data (MIMD) are examples for parallel processing architectures. In SIMD a single instruction is executed in parallel with the help of processing elements. Here single controller is used. SIMD forms the base, reconfigurable processor.

MIMD for basic multiprocessor Systems. The processing elements in multiprocessing system communicates through mechanisms like shared memory and message passing.

### 3. Selecting the language:

A programming language captures a computational model and maps it into architecture. A model can be captured by multiple Programming languages like C, C++, C#, JAVA etc for software implementation. The languages like VHDL, Verilog, Systemc etc for hardware implementation.

### Computational models in Embedded design:

#### 1. Data flow Graph model (DFG):

It translates data processing requirements into data flow graph.

\* DFG model is data driven model.

In data driven model the program execution is determined by data.

\* The circle represents the process and the outward arrow from the process represents output data.

\* In the given fig the functional requirements are  $x = a+b$  &  $y = x-c$

\* Feedback inputs in DFG graph represents cyclic inputs else DFG is a cyclic.




fig: DFG model

## Control data flow Graph (CDFG):

A DFG graph with control operations (conditions) is called as control flow graphs (or) CDFG.

- \* If  $\text{Flag} = 1$ ,  $x = a+b$  else  $y = a-b$

- \* The requirement contains a decision making process.

- \* The control node is represented by diamond block. The decision of execution depends on control node.




fig: control dataflow graph model

## State Machine model:

It is an event driven embedded system whose processing behaviour depends upon the state transitions.


- \* Embedded Systems used in control and industrial applications are examples for event-driven Systems.

- \* In fig① the vehicle ignition is turned on and the seat belt is not fastened with in 10sec of ignition ON, the system generates an alarm signal of 5sec.

- \* The alarm is turned off when alarm time expires or seat belt on.

## Sequential programming model:

The processing requirements are executed sequentially. The execution of FSM in Sequential Program model for 'Seat belt warning' System is illustrated below.



fig①: FSM model for automatic Seat belt warning system.

## Program

```

    #define on
    #define off
    #define Yes
    #define No


Void seat_belt_warning()
{
    wait(10sec());
    if (check_ignition_key() == ON)
    {
        if (check_seat_belt() == OFF)
        {
            Set_Timer(5);
            Start_Alarm();
            while ((check_seat_belt() == off) && (check_ignition_key() == off) && (timer_expired() == No));
            Stop_Alarm();
        }
    }
}

```

## Ignition Key on

( until the timer )

Ignition off



\* We can use a Sequential programming for execution & process else we can also use finite state machine model approach which uses flow chart representation.

Fig: Sequential program model for seat belt warning system.

## Concurrent / communicating Process model

By using concurrent statements it executes tasks/processes. To utilize the processor effectively, but it requires additional overheads for task scheduling, synchronization and communication.

The seat belt model in concurrent process can be implemented as

1. Timer task waiting 10sec (wait timer task)
2. Task for checking the ignition key status (ignition key monitoring task)
3. Seat belt status task checking
4. Alarm control task
5. Alarm timer task

### Object Oriented model:

\* It is an object oriented model which is an object based model for modelling system requirements. It brings re-usability, maintainability and productivity in system design. Each object is characterized by a set of unique behaviour and state. A class is considered as blueprint of an object. The concept of object and class brings abstraction, hiding and protection.

### Hardware Software trade-offs:

\* The decision of choosing hardware (or) software is based on trade offs and actual system requirements.

Ex:- Embedded System requires multimedia codec requirement it can be required either software (or) hardware chip (ASIC (or) ASSP) codec developed by hardware chip which is fixed it cannot be changed whereas as codec developed in software can be reconfigurable but the performance cannot be optimised.

\* Memory Size is another important as part hardware software tradeoff.

\* The important Software - Hardware tradeoffs in embedded design are :-

1. Processing speed and performance
2. Frequency of change (Re-configurability)
3. memory size and gate count
4. Reliability
5. Man hours and cost (effort)

### In circuit Emulator (ICE) Based firmware debugging:

- \* The term "Simulator" and "Emulator" are similar words.
- \* Both of them are used for "debugging the target firmware".
- \* Simulator is a software application that duplicates (mimics) the target CPU and simulates various features and instructions supported by target CPU.
- \* The emulator hardware contains necessary emulation logic and it is linked to debugging application running on the development PC on one end and connects to target board through some interface on the other end.
- \* Pure software applications which perform the functioning of hardware emulator (such as set break points, set internal RAM/CPU registers, halt firmware execution etc) is also called as emulators.

Ex: 1) operation of PDA phone for application development  
is an example of software emulator.

2) A hardware emulator is controlled by a debugger application running on a PC.




fig: ICE based target debugging

### Emulator device:

\* It is the replica of target CPU which receives various signals from target board through a device adapter, connected to target board and perform the execution of firmware under the control of debug application.

\* An emulator can be a standard chip or a PLD (Programmable logic device) configured to function target CPU.

## Embedded System Development

Integrated development environment (IDE) :-

It is an integrated environment for developing and debugging the target processor specific embedded firmware. IDE is a software package which bundles a) Text editor (source code editor)

a) cross-compiler (for class platform development and compiler for same platform)

3) Linker

4) Debugger

\* An Integrated development environment can be based

on

i) Command line

ii) GUI support

\* The older version of TURBOC IDE for developing applications in C/C++ for x86 processor on windows platform is an example of generic IDE with command

line interface.

\* The Command line based IDE's may include little (or) less GUI support

- \* GUI based IDE provides a visual development environment with mouse click support for each action. Such IDE's are known as Visual IDE's  
Ex:- Net Beans, Eclipse, visual studio etc---
- \* IDE's used in Embedded firmware are either supplied by target processor / controller manufacturers (SI) or third party vendors (SI) as open source.
- \* Keil u vision 3 from Keil software is an example of third party IDE.
- \* It should be noted that in embedded firmware development applications each IDE is designed for a specific family of controllers / processors and it may not be possible to develop firmware for all family of controllers / processor using a single IDE.
- \* Most of the processor / control manufacturers and third party IDE providers are trying to build the IDE around the popular Eclipse open source IDE.
- \* This may lead to a single IDE based on Eclipse for embedded system development in the near future.

Types of files generated on cross-compilation:

\* Cross compilation is the process of converting a source code written in high level language like (embedded) C to a target processor / controller understandable machine code (Ex:- ARM processor (8051) microcontroller specific machine code).

\* The conversion of code is done by software running on a processor / controller which is different from software running on target processor.

\* The software performing this operation is called cross-compiler. cross-assembling is similar to cross compilation the only difference is the code written in target processor / controller specific assembly code is converted into corresponding machine code.

\* The various files generated during cross compilation / cross-assembling process are :

(i) List file (.lst)

(ii) pre-processor output file

(iii) hex file (.hex)

(iv) Map file (File extension linker dependent)

(v) Object file (.obj)

(i) list file (.lst) :-

\* list file is generated during cross-compilation process and it contains an abundance of information about cross-compilation process, like cross compiler details, formatted source text ('c' code), symbol tables, errors and warning detected during the cross-compilation process.

\* list file has following header.

(a) page header :- Compiler version number, source file name, date, time and page number are indicated on page header.

Ex:- C51 COMPILER V8.02 SAMPLE 05/23/2006

11:29:58 PAGE

(b) command line :- Represents the entire command line that was used for starting Compiler.

Ex:- C51 COMPILER V8.02, COMPIRATION OF MODULE

SAMPLE

OBJECT MODULE PLACED IN SAMPLE.OBJ

COMPILER INVOKED by : C:\KEIL\C51\BIN\C51.EXE  
Sample.c

BROWSE DEBUG, OBJECT extend

Code LIST INCLUDES SYMBOLS.

(c) Source code:- The source code listing the line numbers as well as source code on the line . It includes comments of source file.

(d) Assembly listing:- It contains assembly code generated by the cross compiler , for the 'c' code . By using compiler directives assembly code can be generated.

(e) Symbol listing:- It contains various symbols present in cross compiler.

(f) warnings and errors:- warning and errors section of list file records the errors encountered (i) any statement that may create issues in application during cross compilation.

(ii) preprocessor output file:- It generates during cross-

compilation and containing the pre-processor output for source files . pre processor output file is used for verification of operation of Macros and conditional pre-processor directives.

\* pre-processor oip file is a valid c source file . file extension of pre-processor output file is cross compiler dependent .

### (iii) Object file (.OBJ file):-

- \* It is a specially formatted file with data records for symbolic information, object code, debugging information, library references etc---. Some of details stored in .OBJ file are ;
- \* Reserved memory for global variables
- \* public symbol names.
- \* External symbol references
- \* Library files with which to link.
- \* Debugging information to help synchronize source lines with object code.

⇒ The code present in OBJ file is not fixed code, it is the responsibility of linker/locator to assign an absolute memory location to the object code.

### (iv) Map file (.MAP):-

In a project with multiple source files, the cross compilation of each module generates its own list file.

- \* Linking and Locating of re-locatable object files will also generate a list file called "Linker list" file or "Map file". different sections listed on map file are "Compiler dependent". A map file contains

(a) page header:- A header on each page of the linker listing (MAP) file which indicates the linker version number, date , time and page number.

Ex:- BL51 Linker/Locator v3.6.2 02/09/2004 9:59:51 page

(b) Command line:- Command that invokes linker.

(c) CPU details:- It contains details about target CPU and memory model.

(d) Input modules:- Names of all modules, and library files are present

(e) Memory map:- It lists starting address , length , relocation type and name of each segment in the program.

(f) Symbol table:- It Contains the value, type and name for all symbols from the different input modules.

(g) Inter module cross reference:- The section name, memory type and name of module which is defined by it.

(h) program size:- The size of various memory areas as well as Constants and code space for the entire application.

(I) Warning and Errors:- These are generated while linking a program debugging link errors are present in this type.

Hex file (.hex) :-

- \* Hex file is the binary executable file created from the source code.
- \* The absolute object file created by the linker / locator is converted into processor understandable binary code.
- \* The utility used for converting an object file to a hex file is known as Object to Hex file converter.
- \* Hex file format source code in a particular format depending upon the processors / controllers.
- \* Intel Hex and Motorola Hex are two commonly used Hex file formats in embedded applications.
- \* Intel Hex file is ASCII text file in terms of records in hexadecimal numbers that represent machine level language code.  
⇒ Hex file for Intel : 11 aaaattdd...cc

<u>field</u>	<u>description</u>
:	Start of every hex record
:	Record length field no. of data bytes (dd)
aaaa :	Starting address of subsequent data in record
tt	00 Data record 01 End of file record 02 8086 segment address record 04 Extended linear address record
dd :	Data field represents / byte of data.
CC :	checksum field representing checksum of.

Motola hex file format :- It is also Hex file which represent ASCII Text file where it represent ascii format

in lines. General format of motola Hex file is :

SOR	RT	Length	Startaddress	Data/code	checksum
Start of Record	Record Type	Record length	Starting address of subsequent data	one byte of data	checksum of record

De-assembler / De-Compiler :- It is utility program which converts machine codes into target processor specific assembly codes/instructions.

\* The process of converting into assembly coding is called as "De-assembling".

\* De-compiling is converting machine codes into corresponding to high level language instructions.

\* By performing reverse engineering virus in the code can be easily detected. They can be available free software but they cannot be like original code in terms of symbolic contents and comments used. However they generate source code matching to the original source code from which the binary code is generated.

Simulators :- The targeted hardware is simulated

for checking firmware execution. The features of

simulators based debugging are:

1. purely software based

2. Does not require a real target system.

3. primitive type (lack of features & port support)

4. Lack of Real-time behaviour

## Advantages:-

① No need of original target board :- IDE & Software support simulates the CPU of the target board. User need to know about the memory mapping and device interfacing. Since no hardware required. It saves developing time of RTOS.

② Simulate I/O peripherals :- It provides option for various I/O peripherals. We can edit the values for I/O registers according to firmware execution. Hence it avoided eliminating connecting I/O devices for debugging the firmware.

③ Simulates abnormal conditions :- We can observe the control flow of firmware by giving various range of I/P values which may lead to abnormal conditions of operation of Embedded system and helps to study the behaviour of firmware under abnormal conditions.

## Limitations:-

(i) Deviation from real behaviour :- All possible combination of input cannot be debugged virtually which leads

to limitations such that we can't be rely on the simulator based firmware debugging the product may not run in the same way & under production environment

Lack of real timeliness:- Debugging firmware is developer driven in which I/O varying can't be predicted.

\* Debugging:- It is the process of checking the signals from various buses of embedded hardware and monitoring target processor memory and registers. It is needed to figure out bug(s) in the code.

\* Debugging can be done in two ways. They are firmware debugging and hardware debugging. In early days of embedded system development, there were no debug tools available and the only way was "Burn the code in a EEPROM and pray for its proper functioning." If firmware does not crash the product works fine.

\* Due to advancement in science and technology there are vast techniques available in the market.

for debugging the firmware. Some of the sophisticated techniques of debugging are:

(i) Incremental EEPROM Burning technique:- In this type of technique to code is separated into different functional code units the code is burned in an incremental order instead of whole, where the code corresponds to all functionalities are separated and coded for cross compiling and burning into chip one-by-one. The LED/buzzer is included for indication of executed code. After burning the code one-by-one if the functionality of the hardware is proper then combine the different codes into single functional unit recompile and burn the system code for total system functioning. It is time consuming process.

(ii) In-line break point type of debugging:- It is also primitive method of firmware debugging with in the firmware where we want to secure the firm-ware execution is reached upto a specified point, insert an inline debug code immediately after the point. The debug code is a printf() function which prints a string given as per the firmware.

Ex: first inline debug code

printf ("Start configuration\n") is printed  
start configurations -> first instance of  
task\_attributes -> 55

// Inline debug code ensuring execution of Configuration section.

```
printf ("End of configuration\n");
```

Code segment 1 ---

|| Inline debug code ensuring execution of Code segment

point f ("end of Code Segment 1n");

printf("End of Code Segment %d", p);

- \* If the firmware is error free and occurs properly we can get all the debug messages

on "Hyper terminal"

- \* Based on debug information we can check errors.

3) Monitor program based firmware debugging :-




fig:- Monitor program based target  
firmware debug set up

- \* It controls the downloading of user code into code memory, inspects and modifies register/memory locations allows single stepping of source code.
- \* The main set of features of monitor program are:
  1. Command set interface to establish communication with debugging application.
  2. Firmware download option to code memory.
  3. Examine and modify processor registers and working memory (RAM)

In-Circuit Emulator (ICE) based firmware debugging:-

\* Emulator is a self contained hardware device which emulates the target CPU. Emulator hardware contains necessary emulation logic and it is hooked to the debugging application running on the development PC on one end and connects to the target board through some interface and the <sup>other</sup> end. Now-a-days pure software application can perform the functioning of hardware emulator. e.g. PDA phone.

Target Hardware debugging :- Even though the firmware is bug free, the embedded product need not function as per expected, for various hardware related reasons like dry soldering of components, miss connections in PCB, misplaced Components, Signal corruption due to noise etc. Thus hardware debugging involves monitoring of various signals of target board (address / data lines, port pins etc), checking interconnection among various Components, circuit continuity checking etc. The various hardware debugging tools used are:

- (i) Magnifying Glass (lens) :- Magnifying glass (lens) is used to examine the surface of the target board for examining thoroughly for dry soldering of Components, missing Components, short of tracks etc. It is very good tool for produces in interference noise in power supply line and other.
- (ii) Multimeter :- It is used to measure various electrical quantities like voltage (both AC and DC), current (DC & AC), Resistance, Capacitance, Continuity checking, transistor checking, Cathode anode identification, diode etc--

- (iii) Digital CRO:- CRO is a little more sophisticated tool compared to multimeter CRO is used for waveform capturing and analysis, measurement of signal strength.
- (iv) Logic analyser:- It is used for capturing digital data (logic 1 and 0) from a digital circuitry whereas CRO is employed in capturing all kinds of waves including logical signals. Another major limitation of CRO is total number of logic signals / waveforms that can be captured with a CRO is limited to number of channels. A logic analyser gives an exact reflection of what happens when a particular line of firmware is running. This is achieved by capturing the address line logic and data line logic of target hardware.
- (v) Function Generator:- It is input signal simulator tool. It is capable of producing various periodic waveforms like sine wave, square wave, saw-tooth wave etc-- with different frequencies and amplitude. In a debugging environment the function generator serves the purpose of generating and supplying required signals.

Boundary Scan :- Boundary Scan is a technique used for testing the interconnection among the various chips, which support JTAG interface present in the board. JTAG port which contains the five signal lines namely, TDI, TDO, TCK, TRST and TMS form the test access port (TAP) for a JTAG supported chip. Each device will have its own TAP. PCB also contains a TAP for connecting the JTAG supported chip lines to external world.  
⇒ the TDI pin of the TAP of PCB is connected to the TDI pin of the first device. The TDO pin of the first device is connected to the TD<sub>i</sub> pin of second device. In this way all the pins are connected and the TDO pin of last JTAG device is connected to the TDO pin of the TAP of the PCB. The clock line TCK and Test mode select (TMS) line of the devices are connected to the clock line and test mode select line of test access port of the PCB respectively. This forms a boundary scan path.




fig:- JTAG based boundary scanning for hardware testing

- \* The boundary scan cell is multipurpose memory cell, the boundary scan cells associated with the input pins of an IC is known as input cells and cells associated with output pins of IC are known as output cells.
- \* for instructions for different types of boundary scan tests whereas run bit is used for performing a self-test on the internal functionality of the chip. It produces pass/fail result.

- Embedded Software development process and tools:-

\* production enclosure (housing) design is an art.  
production enclosure reflects the design capabilities of  
its designer. A variety of CAD tools are available for  
product enclosure design. Ex:- of CAD tools are 'Solid Works',  
'Auto CAD', 'Pro Engineer', 'Catia Interface' etc. Various  
techniques adopted in production enclosure (housing)  
development are :

(i) Hand made enclosures:- low volume product.  
use this type of prototype. Capital  
investment required is low. Commonly used materials  
hand made enclosures are poly vinyl chloride (PVC)  
and Acrylic. It takes longer development time.

(ii) Rapid prototype Development:- It is 3D-Computer  
Assisted manufacturing (3D CAM) technique used.  
the 3D model designed using any of the 3D CAD  
tools is used as input for this. Rapid prototyping is  
also known as generative manufacturing (i) solid free  
form fabrication (ii) layered manufacturing various  
techniques adopted in rapid prototyping are :-

(i) Stereo lithography (SLA) prototyping:- Liquid plastic is solidified in precise patterns by a UV laser beam, resulting in a solid epoxy realisation of a 3D design of the enclosure.

(ii) Selective laser sinter (SLS) prototyping:- SLS is similar to SLA but the 3D prototypes are created from the drawing by fusing (8i) sintering powdered thermo plastic materials layer by layer.

(iii) Fused deposition modelling:- (FDM) It is solid based rapid prototyping method. It makes use of melted thermoplastic polymer in the form of paste for building the layers.

Tooling and Moulding:- Tooling and moulding techniques are mainly used for developing plastic and metal housing for high volume production. The initial investment for making a tool (8i) mould is too high and hence it is profitable only for high volume productions. The widely adopted tooling and moulding techniques are:-

(i) Room temperature vulcanised (RTV) tooling:- RTV technique is used for poly urethane housing.

(ii) Computer Numeric Control (CNC) Tooling:- CNC machines are used for milling the block of plastic according to the input from a design file generated by the 3D modelling tool to develop desired housing.

(iii) Injection moulding:- Injection moulding system consists of a moulding machine and moulding plates (dummy shape of the product to be developed) plastic/resin is fed into injection barrel of the machine through the chopper and in the barrel it is heated to the appropriate melting temperature.

(iv) Sheet metal work:- sheet metal is the foil form of metal sheet, which can be cut (or) bent into different forms. Copper, brass, mild steel, Aluminium, tin, Nickel, titanium etc. are examples for metals used in sheet metal work. It is suited for products demanding high ruggedness. Sheet metal is not a good choice for products including any RF circuitary. Fancy works like contours, curves are not possible to build on housing using sheet metal work.

Commercial off-the-shelf Enclosures (COE): These are available in rectangular, square and circular shapes and can be metal (SI) plastic. Exs multimeter housing, plastic boxes etc.

- \* If the product is important only in terms of functionalities are used in COE.
- \* COE is best suited for concept development projects and product development work with low budget.

## Embedded System Implementation and testing

### The main software utility TOOL :-

- \* Source code is typically written with a tool such as a standard ASCII TEXT editor (81) an integrated development environment (IDE) located on the host platform.
- \* An IDE is collection of tools including an ASCII Text Editor, Integrated into one application user interface.
- \* While any ASCII Text Editor can be used to write any type of code. Independent of language and platform.
- \* An IDE is specific to the platform and is typically provided by the IDE's vendor, a hardware manufacturer, OS vendor (81) Language vendor (java, c--- etc).

### Computer - Aided Design (CAD) and the hardware :-

- \* Computer - Aided Design tools are commonly used by hardware engineers to simulate circuits at the electrical level in order to study a circuit's behaviour under various conditions before they actually build the circuit.

- \* The circuit simulation software is a variation of another circuit simulator called "SPICE" (simulation program with integrated circuit emphasis).
- \* pspice is the pc version of SPICE and is an example of a simulator that can do several types of circuit analysis such as non linear transient, non-linear dc, linear ac---etc.
- \* Circuits created in this simulator can be made up of a variety of active and/or passive elements.
- \* Because of importance of and costs associated with designing hardware, there are many industry techniques in which CAD tools are utilized to simulate a circuit.
- \* A complex set of circuits in a processor (or) on a board, it is very difficult, if not impossible, to perform a simulation on the whole design, so a hierarchy of simulations and models are typically used.
- \* A behavioural model of the entire circuit is created for both analog and digital circuits and is used to study the behaviour of the entire circuit. There are simulating techniques for handling complex circuits.

- \* Dividing more complex circuits into smaller circuits.
- \* Utilizing special characteristics of certain types of circuits.
- \* Utilizing vector - high speed and [or] parallel component.


Translation tools - preprocessors, Interpreters, Compilers and

Linkers:-

- \* Some of the tools used in translating code, including preprocessors, interpreters, compilers and linkers.
- \* After the source code has been written, it needs to be translated into machine code.
- \* Since machine code is the only language the hardware can directly execute.
- \* All other languages need development tools that generate corresponding machine code the hardware will understand.
- \* Preprocessing is an optional step that occurs either before translation or interpretation of source code and whose functionality is commonly implemented by preprocessors.
- \* The preprocessor's role is to organize and restructure programs.

the source to make translation (or) interpretation of this code easier.

- \* Many languages convert source code, either directly (or) after having been preprocessed to target code through the use of a compiler a program which generates some target language such as machine code.



- \* A compiler typically translates all of the source code to a Target Code at one time.
- \* Most compilers are located on the host machine and generate target code for hardware platforms that differ from the platform the compiler is actually running on.
- \* These compilers are commonly referred to as Cross Compilers.

- \* In the case of assemblies, an assembly Compiler is a specialized cross-Compiler referred to as an assembler and will always generate machine code.
- \* other high level language compilers are commonly referred to by the language name plus "Compiler" (i.e; Java Compiler, C compiler)
- \* After all the compilation on the programmer's host machine is completed the remaining Target code file is commonly referred to as an object file.
- \* A linker integrates this object file with any other required system libraries, creating what is commonly referred to as executable binary file. It is to be transferred to the target embedded system's memory by a loader.
- \* Software placement is the ability to divide the software into modules and relocate these modules of code and data anywhere in memory.
- \* while the IDE, preprocessors, Compilers, Linkers and soon reside on the host development system, some languages such as java and scripting languages have Compilers (or) interpreters located on the target.
- \* An interpreter generates machine code one source code

line at a time from source code (S1) target code generated by - a intermediate compiler on the host system.





fig:- Header file for  
C & C++



## Debugging tools :-

### Hardware type debugging tool :-

1. In-circuit Emulator (ICE) :- Active device replace microprocessor in system.

Ex:- Typically most expensive debug solution but has a lot of debugging capabilities.

- \* Can operate at the full speed of the processor.

- \* Allows visibility and modifiability of internal memory, registers, variables etc. real time.

⇒ process dependent

2. ROM Emulator :- Active tool replaces ROM with cables

Connected to dual port RAM within ROM Emulator simulates ROM. It is an intermediate hardware device connected to the target via some cable and connected to the host via another port.

Ex:- Allows modification of contents in ROM.

- \* Can set break point in ROM code and view ROM code real time.

- \* usually does not support on-chip ROM custom ASK.

3. Oscilloscope :- passive analog device that graphs voltage versus time, detecting exact voltage at given time.

Ex:- Monitor upto 2 signals simultaneously.

- \* Can set a trigger to capture voltage given specific condition

\* used as a voltmeter

\* processor independent

4. Logic Analyzer :- passive device that captures and tracks multiple signals simultaneously and can graph them.

Ex:- Can be expensive.

\* Typically can only track 2 voltages V<sub>D</sub> and GND  
signals in-between are graphed as either one (0) or the other.

\* Can store data.

\* logic analyzer can only access data transmitted externally to and from processor not the internal memory, registers etc...

\* Some will show assembly code but usually cannot set break point and single step through code using analyzer.

5. Voltmeter :- Measure voltage difference between 2 points on circuit.

Ex:- to measure for particular voltage values.

\* To determine if circuit has any power at all.

\* cheaper than the other hardware tools.

6. Ohm-meter:- Measure resistance between 2 points on circuit.

Ex:- cheaper than other hardware tools.

\* TO measure changes in current / voltage in terms of resistance (Ohm's Law  $V = IR$ )

7. Multimeter:- Measure both voltage and resistance.

Ex:- Same as volt and ohm meters.

Software type debugging tools :-

1. Debugger:- [functional debugging tool]

\* Implementing break points to stop software execution

\* Implement using conditional break points to stop if particular condition is met during condition.

\* Can modify contents of RAM, typically cannot modify contents ROM.

2. profiler:- collects timing history of selected variables,

Registers ... etc.

Ex:- Capture time dependent (when) behaviour of executing software.

\* TO capture execution pattern (where) of executing software.

3. Monitor:- Debugging interface similar to JTAG. with debug software running on target and host. Software on host and target typically communicate via serial (RS) ethernet.

\* Testing techniques fall under one of four models.  
 static black box testing static white box testing  
 dynamic black box testing (S1) dynamic white box  
 testing.

\* Black box testing occurs with a tester that has no visibility into the internal workings of the system

(no schematics, no source codes, --- etc)

\* Black box testing is based on general product level requirements documentation.

\* In white box testing the tester has access to source code, schematics and so on.

\* static testing is done while the system is not running whereas dynamic testing is done when the system is running.

Static Testing :-

Black box testing :- Testing the product specifications.

1. Looking for high level fundamental problems, oversights, omissions.
2. Low level specification testing by insuring completeness,

accuracy, precision, consistencies, relevance etc.

White Box testing:- process of methodically reviewing hardware and code for bugs without executing it.

Dynamic Testing:- Requires definition of what software and hardware does includes:

Black Box testing:-

\* Data testing:- which is checking into of user inputs and outputs.

\* Boundary Condition testing:- which is testing simulations at edge of planned operational limits of software.

\* Input Testing:- which is testing NULL, invalid data.

\* Internal Boundary testing:- which is testing powers of two, ASCII table.


White Box testing:- Testing running system while looking at code, schematics ... etc.

\* Directly testing low-level and high-level based on detailed operational knowledge accessing variables and memory dumps.

\* Looking for data reference errors, declaration errors, computation errors, comparison errors. Control flow errors, parameter errors, I/O errors etc...

Testing on host machine :-

- \* we have 2 systems with different cpus (8) uc and hardware architecture one system is host and other is the target.
- \* the host is typically pc (8) Laptop. Target is actual hardware to be used for embedded system under development.
- \* Testing and debugging have to be there at each stage as well as at the final stage when the modules are put together.
- \* Test at initial stages is done on the host machine.
- \* Host machine used to test hardware-independent codes. Host machine is also used to run simulation.
- \* The code has two parts hardware independent and hardware dependent codes ..



<u>Steps</u>	<u>Action</u>
1. Initial test	: Test each module at initial stage itself and on host itself.
2. Test Data	: All possible combinations of data are designed and taken as per data.
3. Exception Conditions Tests	: Consider all possible exceptions for test.
4. Tests -1	: Test hardware independent code.
5. Tests -2	: Test scaffold software (scaffold software is software running on the host of target dependent code)
6. Test interrupt service routines hardware independent part	: Those sections of interrupt service routines are called, which are H/w independent and tested.
7. Test interrupt service routines h/w dependent part	: Those sections of interrupt service routines are called, which are h/w dependent and tested.
8. Timer tests	: H/w dependent code has timing functions and uses as timing device. Timer related routines are clock tick set, count get, delay are tested.

### Simulators:-

- \* Simulator uses knowledge of target processor (8) microcontroller, and target system architecture on the host processor.
- \* Simulator first does cross compilation of the codes and places these into the host system RAM.
- \* The behaviour of the target system processor registers is also simulated in RAM.
- \* It uses linker and locator to put the cross compiled codes in RAM.
- \* Simulator software also simulates hardware units such as emulator, peripherals, network and input output devices on a host.
- \* A simulator remains independent of a particular target system.
- \* A simulator helps in the development of the system before the final target system is ready with only a PC as the tool for development.
- \* The below figure shows the detailed design development process using the simulator.




fig: The detailed design development process using the simulator.

Simulator features:-

- \* It defines the processor(8) processing device family as well as its various versions for target system.
- \* It monitors the detailed information of a source code part with labels and symbolic arguments as the

execution goes on for each step.

- \* It provides the detailed information of the status of peripheral devices with the defined system.
- \* It provides the detailed information of RAM and ports of the defined target system.
- \* It provides the detailed information of the registers as the execution goes on for each single step (81) for each single module.
- \* It monitors the detailed information of the simulator Commands as these are entered from the keyboard (81) Select from the menu.
- \* It provides network driver and device driver support.
- \* It employs preempting RTOS schedules for the high priority tasks.

Laboratory Tools :-

- \* Simple voltmeter / ohm meter.
- \* Oscilloscope
- \* Logic analyzer
- \* In circuit Emulator
- \* Monitor
- \* ROM Emulator

The above topics are already discussed in topic "Debugging tools" — Refer this topic.